công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

PM7344 bảng dữ liệu(PDF) 147 Page - PMC-Sierra, Inc

tên linh kiện PM7344
Giải thích chi tiết về linh kiện  SATURN QUAD T1/E1 MULTI-PHY USER NETWORK INTERFACE DEVICE
PDF  293 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  PMC [PMC-Sierra, Inc]
Trang chủ  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7344 bảng dữ liệu(HTML) 147 Page - PMC-Sierra, Inc

Back Button PM7344 Datasheet HTML 143Page - PMC-Sierra, Inc PM7344 Datasheet HTML 144Page - PMC-Sierra, Inc PM7344 Datasheet HTML 145Page - PMC-Sierra, Inc PM7344 Datasheet HTML 146Page - PMC-Sierra, Inc PM7344 Datasheet HTML 147Page - PMC-Sierra, Inc PM7344 Datasheet HTML 148Page - PMC-Sierra, Inc PM7344 Datasheet HTML 149Page - PMC-Sierra, Inc PM7344 Datasheet HTML 150Page - PMC-Sierra, Inc PM7344 Datasheet HTML 151Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 147 / 293 page
background image
PM7344 S/UNI-MPH
DATA SHEET
PMC-950449
ISSUE 6
MULTI-PHY USER NETWORK INTERFACE
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
131
Registers 034H, 134H, 234H and 334H: XFDL Configuration
Bit
Type
Function
Default
Bit 7
Unused
X
Bit 6
Unused
X
Bit 5
Unused
X
Bit 4
R/W
EOM
0
Bit 3
R/W
INTE
0
Bit 2
R/W
ABT
0
Bit 1
R/W
CRC
0
Bit 0
R/W
EN
0
EN:
The enable bit (EN) controls the overall operation of the XFDL. When the EN
bit is set to a logic 1, the XDFL is enabled and flag sequences are sent until
data is written into the XFDL Transmit Data register. When the EN bit is set
to logic 0, the XFDL is disabled.
CRC:
The CRC enable bit controls the generation of the CRC-CCITT frame check
sequence (FCS). Setting the CRC bit to logic 1 enables the CRC-CCITT
generator and the appends the 16 bit FCS to the end of each message.
When the CRC bit is set to logic 0, the FCS is not appended to the end of the
message. The CRC type used is the CRC-CCITT with generator polynomial
= x16 + x12 + x5 + 1. The high order bit of the FCS word is transmitted first.
ABT:
The Abort (ABT) bit controls the sending of the 7 consecutive ones HDLC
abort code. Setting the ABT bit to a logic 1 causes the 11111110 code to be
transmitted after the last byte from the XFDLTransmit Data Register is
transmitted. Aborts are continuously sent until this bit is reset to a logic 0.
INTE:
The INTE bit enables the generation of an interrupt via the TDLINT[x] output.
Setting the INTE bit to logic 1 enables the generation of an interrupt; setting
INTE to logic 0 disables the generation of an interrupt. If the TDLINTE bit is
also set to logic 1 in the Datalink Options register, the interrupt generated on
the TDLINT[x] output is also generated on the microprocessor INTB pin.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com