công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

PM7344 bảng dữ liệu(PDF) 93 Page - PMC-Sierra, Inc

tên linh kiện PM7344
Giải thích chi tiết về linh kiện  SATURN QUAD T1/E1 MULTI-PHY USER NETWORK INTERFACE DEVICE
PDF  293 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  PMC [PMC-Sierra, Inc]
Trang chủ  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7344 bảng dữ liệu(HTML) 93 Page - PMC-Sierra, Inc

Back Button PM7344 Datasheet HTML 89Page - PMC-Sierra, Inc PM7344 Datasheet HTML 90Page - PMC-Sierra, Inc PM7344 Datasheet HTML 91Page - PMC-Sierra, Inc PM7344 Datasheet HTML 92Page - PMC-Sierra, Inc PM7344 Datasheet HTML 93Page - PMC-Sierra, Inc PM7344 Datasheet HTML 94Page - PMC-Sierra, Inc PM7344 Datasheet HTML 95Page - PMC-Sierra, Inc PM7344 Datasheet HTML 96Page - PMC-Sierra, Inc PM7344 Datasheet HTML 97Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 293 page
background image
PM7344 S/UNI-MPH
DATA SHEET
PMC-950449
ISSUE 6
MULTI-PHY USER NETWORK INTERFACE
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
77
RUNI:
When the T1 or E1 format is selected, the RUNI bit enables the interface to
receive uni-polar digital data and line code violation indications on the
multifunction pins RDP/RDD[x] and RDN/RLCV/ROH[x]. When RUNI is set to
logic 1, the RDP/RDD[x] and RDN/RLCV/ROH[x] multifunction pins become
the data and line code violation inputs, RDD[x] and RLCV[x], sampled on the
selected RCLKI[x] edge. When RUNI is set to logic 0, the RDP/RDD[x] and
RDN/RLCV/ROH[x] multifunction pins become the positive and negative
pulse inputs, RDP[x] and RDN[x]. If RUNI is set to logic 1, the DCR bit in the
CDRC Configuration Register must also be set to logic 1. The RUNI bit is
ignored if either the J2 or Arbitrary framing formats are selected.
RFALL:
The RFALL bit enables the Receive Interface to sample the multifunction pins
on the falling RCLKI[x] edge when clock recovery is disabled. When RFALL is
set to logic 1, the interface is enabled to sample the RDP/RDD[x] and
RDN/RLCV/ROH[x] inputs on the falling RCLKI[x] edge. When RFALL is set
to logic 0, the interface is enabled to sample the inputs on the rising RCLKI[x]
edge.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com