TMPR4925 datasheet(268/590 Pages) TOSHIBA

268 / 590 page

Chapter 10 PCI Controller

10-6

10.3.3

Supported PCI Bus Commands

Table 10.3.1 shows the PCI Bus commands that the PCI Controller supports.

Table 10.3.1 Supported PCI Bus Commands

C/BE Value

PCI Command

As Initiator

As Target

0000

Interrupt Acknowledge

†



0001

Special Cycle

†



0010

I/O Read

√√

0011

I/O Write

√√

0100

(Reserved)



0101

(Reserved)



0110

Memory Read

√√

0111

Memory Write

√√

1000

(Reserved)



1001

(Reserved)



1010

Configuration Read

√

‡

1011

Configuration Write

√

‡

1100

Memory Read Multiple

√√

1101

Dual Address Cycle



1110

Memory Read Line

√√

1111

Memory Write and Invalidate

√√

√ : Supported when in both the Host mode and the Satellite mode

† : Supported only when in the Host mode

‡ : Supported only when in the Satellite mode

— : Not supported

•

I/O Read, I/O Write, Memory Read, Memory Write

This command executes Read/Write access to the address mapped on the G-Bus and PCI Bus.

•

Memory Read Multiple, Memory Read Line

The Memory Read Multiple command is issued if all of the following conditions are met when

the Initiator function is operating and Burst Read access is issued from the G-Bus to the PCI Bus.

(1) A value other than “0” is set to the Cache Line Size Field (PCICFG1.CLS) of the PCI

Configuration 1 Register.

(2) The Read data word count is larger than the value set in the Cache Line Size Field.

Also, the Read Memory Line command is issued when all of the following conditions are met.

(1) A value other than “0” is set to the Cache Line Size Field (PCICFG1.CLS) of the PCI

Configuration 1 Register.

(2) The Read data word count is larger than the value set in the Cache Line Size Field.

The Memory Read command is issued if these conditions are not met, namely, if “0” is set to the

Cache Line Size field (PCICFG1.CLS) of the PCI Configuration 1 Register. In the case of the

target, a normal G-Bus cycle is issued to the address mapped from the PCI Bus to the G-Bus.

TMPR4925 bảng dữ liệu(PDF) 268 Page - Toshiba Semiconductor

TMPR4925 bảng dữ liệu(HTML) 268 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL