IMX8MPCEC datasheet(85/111 Pages) NXP

85 / 111 page

Boot mode configuration

i.MX 8M Plus Applications Processor Datasheet for Consumer Products, Rev. 0, 03/2021

NXP Semiconductors

Boot mode configuration

This section provides information on Boot mode configuration pins allocation and boot devices interfaces

allocation.

4.1

Boot mode configuration pins

Table 74 provides boot options, functionality, fuse values, and associated pins. Several input pins are also

sampled at reset and can be used to override fuse values, depending on the value of BT_FUSE_SEL fuse.

The boot option pins are in effect when BT_FUSE_SEL fuse is ‘0’ (cleared, which is the case for an

unblown fuse). For detailed Boot mode options configured by the Boot mode pins, see the “System Boot,

Fusemap, and eFuse” chapter in the i.MX 8M Plus Applications Processor Reference Manual

(IMX8MPRM).

4.2

Boot device interface allocation

Table 75 lists the interfaces that can be used by the boot process in accordance with the specific Boot

mode configuration. The table also describes the interface’s specific modes and IOMUXC allocation,

which are configured during boot when appropriate.

Table 74. Fuses and associated pins used for boot

Interface

IP instance

Allocated pads during boot

Comment

BOOT_MODE0

Input

ccmsrcgpcmix.BOOT_MODE[0]

Boot mode selection

BOOT_MODE1

Input

ccmsrcgpcmix.BOOT_MODE[1]

BOOT_MODE2

Input

ccmsrcgpcmix.BOOT_MODE[2]

BOOT_MODE3

Input

ccmsrcgpcmix.BOOT_MODE[3]

Table 75. Interface allocation during boot

Interface

IP Instance

Allocated Pads During Boot

Comment

SPI

ECSPI-1

ECSPI1_SCLK, ECSPI1_MOSI, ECSPI1_MISO,

ECSPI1_SS0

The chip-select pin used depends

on the fuse “CS select (SPI only)“.

SPI

ECSPI-2

ECSPI2_SCLK, ECSPI2_MOSI, ECSPI2_MISO,

ECSPI2_SS0

The chip-select pin used depends

on the fuse “CS select (SPI only)“.

SPI

ECSPI-3

UART1_RXD, UART1_TXD, UART2_RXD,

UART2_TXD

The chip-select pin used depends

on the fuse “CS select (SPI only)“.

NAND Flash

GPMI

NAND_ALE, NAND_CE0_B, NAND_CLE,

NAND_DATA00,NAND_DATA01,NAND_DATA02,

NAND_DATA03,NAND_DATA04,NAND_DATA05,

NAND_DATA06, NAND_DATA07, NAND_DQS,

NAND_RE_B, NAND_READY_B, NAND_WE_B,

NAND_WP_B

8-bit, only CS0 is supported.

IMX8MPCEC bảng dữ liệu(PDF) 85 Page - NXP Semiconductors

IMX8MPCEC bảng dữ liệu(HTML) 85 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL