công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

IMX8MPCEC bảng dữ liệu(PDF) 78 Page - NXP Semiconductors

tên linh kiện IMX8MPCEC
Giải thích chi tiết về linh kiện  i.MX 8M Plus Applications Processor Datasheet for Consumer Products
PDF  111 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NXP [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX8MPCEC bảng dữ liệu(HTML) 78 Page - NXP Semiconductors

Back Button IMX8MPCEC Datasheet HTML 74Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 75Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 76Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 77Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 78Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 79Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 80Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 81Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 82Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 111 page
background image
i.MX 8M Plus Applications Processor Datasheet for Consumer Products, Rev. 0, 03/2021
78
NXP Semiconductors
Electrical characteristics
Figure 46. FlexSPI output timing in DDR mode
3.8.13 SAI/I2S switching specifications
This section provides the AC timings for the SAI in Master (clocks driven) and Slave (clocks input) modes.
All timings are given for non inverted serial clock polarity (SAI_TCR[TSCKP] = 0, SAI_RCR[RSCKP]
= 0) and non inverted frame sync (SAI_TCR[TFSI] = 0, SAI_RCR[RFSI] = 0). If the polarity of the clock
and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal
(SAI_BCLK) and/or the frame sync (SAI_FS) shown in the figures below.
Table 65. Master mode SAI timing (50 MHz)1
1 To achieve 50 MHz for BCLK operation, clock must be set in feedback mode.
Num
Characteristic
Min
Max
Unit
S1
SAI_MCLK cycle time
20
—
ns
S2
SAI_MCLK pulse width high/low
40%
60%
MCLK period
S3
SAI_BCLK cycle time
20
—
ns
S4
SAI_BCLK pulse width high/low
40%
60%
BCLK period
S5
SAI_BCLK to SAI_FS output valid
—
2
ns
S6
SAI_BCLK to SAI_FS output invalid
0
—
ns
S7
SAI_BCLK to SAI_TXD valid
—
2
ns
S8
SAI_BCLK to SAI_TXD invalid
0
—
ns
S9
SAI_RXD/SAI_FS input setup before SAI_BCLK
2
—
ns
S10
SAI_RXD/SAI_FS input hold after SAI_BCLK
0
—
ns
Table 66. Master mode SAI timing (25 MHz)
Num
Characteristic
Min
Max
Unit
S1
SAI_MCLK cycle time
40
—
ns
S2
SAI_MCLK pulse width high/low
40%
60%
MCLK period
S3
SAI_BCLK cycle time
40
—
ns
S4
SAI_BCLK pulse width high/low
40%
60%
BCLK period
S5
SAI_BCLK to SAI_FS output valid
—
2
ns
TCSS
TCK
TDVO
TDHO
TDVO
TDHO
TCSH
SCK
CS
SIO[0:7]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com