công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

IMX8MPCEC bảng dữ liệu(PDF) 56 Page - NXP Semiconductors

tên linh kiện IMX8MPCEC
Giải thích chi tiết về linh kiện  i.MX 8M Plus Applications Processor Datasheet for Consumer Products
PDF  111 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NXP [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX8MPCEC bảng dữ liệu(HTML) 56 Page - NXP Semiconductors

Back Button IMX8MPCEC Datasheet HTML 52Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 53Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 54Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 55Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 56Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 57Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 58Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 59Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 60Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 111 page
background image
i.MX 8M Plus Applications Processor Datasheet for Consumer Products, Rev. 0, 03/2021
56
NXP Semiconductors
Electrical characteristics
Figure 21. RGMII transmit signal timing diagram original
Figure 22. RGMII receive signal timing diagram original
Table 46. RGMII signal switching specifications1
1 The timings assume the following configuration:
DDR_SEL = (11)b
DSE (drive-strength) = (111)b
Symbol
Description
Min.
Max.
Unit
Tcyc
2
2 For 10 Mbps and 100 Mbps, T
cyc will scale to 400 ns ±40 ns and 40 ns ±4 ns respectively.
Clock cycle duration
7.2
8.8
ns
TskewT
3
3 For all versions of RGMII prior to 2.0; this implies that PC board design will require clocks to be routed such that an additional
trace delay of greater than 1.5 ns and less than 2.0 ns will be added to the associated clock signal. For 10/100, the Max value
is unspecified.
Data to clock output skew at transmitter
-500
500
ps
TskewR
3
Data to clock input skew at receiver
1
2.6
ns
Duty_G4
4 Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domain as long
as minimum duty cycle is not violated and stretching occurs for no more than three Tcyc of the lowest speed transitioned
between.
Duty cycle for Gigabit
45
55
%
Duty_T4
Duty cycle for 10/100T
40
60
%
Tr/Tf
Rise/fall time (20–80%)
0.75
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com