MEC1632 datasheet(162/636 Pages) MICROCHIP

162 / 636 page

MEC1632

DS00001592B-page 162

 2012-2018 Microchip Technology Inc.

8.6.5

INTERRUPT SOURCE REGISTER

EC_WR

This bit is set autonomously when the EC-to-Host Mailbox Register has been written by the EC at offset 101h. An SIRQ

event or an external nEM_INT event to the Host is generated when any bit in this register (EC_WR or any bit in

EC_SWI[14:0]) is ‘1b’ and the corresponding bit in the Interrupt Mask Register register is ‘1b’.

This bit is automatically cleared by a read of the EC-to-Host Mailbox Register at offset 01h.

EC_SWI[14:0]

Each bit in this field is cleared when written with a ‘1b’. The ability to clear the bit can be disabled if the corresponding

bit in the Host Clear Enable Register is set to ‘0b’.

The EC can generate an interrupt to the Host by setting any bit in this field to ‘1b’. The EC can set bits to ‘1b’ by writing

the corresponding bit in the Interrupt Set Register to ‘1b’.

TABLE 8-9:

INTERRUPT SOURCE REGISTER

HOST OFFSET

Byte 0: 08h

Byte 1: 09h

8-Bit HOST SIZE

EC OFFSET

08h

16-Bit EC SIZE

POWER

VTR

0000h nSYS_RST

DEFAULT

BUS

LPC SPB

BYTE1 BIT

D15

D14

D13

D12

D11

D10

HOST TYPE

R/WC

EC TYPE

R/WC

BIT NAME

EC_SWI[14:7]

BYTE0 BIT

D7D6D5

D4D3

HOST TYPE

R/WC

EC TYPE

R/WC

BIT NAME

EC_SWI[6:0]

EC_WR

MEC1632 bảng dữ liệu(PDF) 162 Page - Microchip Technology

MEC1632 bảng dữ liệu(HTML) 162 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL