MEC1632 datasheet(85/636 Pages) MICROCHIP

85 / 636 page

 2012-2018 Microchip Technology Inc.

DS00001592B-page 85

MEC1632

Note 6-1

“Change” means either-edge change on any or all parallel IRQs routed to the Serial IRQ block. The

“change” detection logic must run asynchronously to the PCI Clock and regardless of the Serial IRQ

mode; i.e., “continuous” or “quiet”.

TABLE 6-3:

MEC1632 CLKRUN# FUNCTION

SIRQ_MODE

(

Bit[2] SerIRQ Mode

Device Mode

Internal Interrupt

Request

CLKRUN#

Action

None

NO CHANGE

None

CHANGE (Note 6-1)

None

Assert CLKRUN#

FIGURE 6-3:

CLKRUN# SYSTEM IMPLEMENTATION EXAMPLE

FIGURE 6-4:

CLOCK START ILLUSTRATION

Note:

• The signal “ANY CHANGE” is the same as “CHANGE” in Table 6-3.

• The MEC1632 must continually monitor the state of CLKRUN# to maintain the PCI Clock until an active “any IRQ

change” condition has been transferred to the host in a Serial IRQ cycle. For example, if “any IRQ change” is

asserted before CLKRUN# is de-asserted (not shown in Figure 6-4), the MEC1632 must assert CLKRUN# as

needed until the Serial IRQ cycle has completed.

CLKRUN#

PCICLK

Target

PCI CLOCK

GENERATOR

(Central Resource)

Master

MEC

DEVICE

PCI_CLK

nCLKRUN

SERIRQ MODE

(Bit 2 of GR24)

ANY CHANGE

nCLKRUN

DRIVEN BY MEC

DEVICE

MEC DEVICE

STOPS DRIVING

nCLKRUN (after two

rising edges of

PCI_CLK)

2 CLKS MIN.

MEC1632 bảng dữ liệu(PDF) 85 Page - Microchip Technology

MEC1632 bảng dữ liệu(HTML) 85 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL