công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MEC1632 bảng dữ liệu(PDF) 135 Page - Microchip Technology

tên linh kiện MEC1632
Giải thích chi tiết về linh kiện  Low Power 32-Bit Mobile Embedded Controller
PDF  636 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MICROCHIP [Microchip Technology]
Trang chủ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MEC1632 bảng dữ liệu(HTML) 135 Page - Microchip Technology

Back Button MEC1632 Datasheet HTML 131Page - Microchip Technology MEC1632 Datasheet HTML 132Page - Microchip Technology MEC1632 Datasheet HTML 133Page - Microchip Technology MEC1632 Datasheet HTML 134Page - Microchip Technology MEC1632 Datasheet HTML 135Page - Microchip Technology MEC1632 Datasheet HTML 136Page - Microchip Technology MEC1632 Datasheet HTML 137Page - Microchip Technology MEC1632 Datasheet HTML 138Page - Microchip Technology MEC1632 Datasheet HTML 139Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 135 / 636 page
background image
 2012-2018 Microchip Technology Inc.
DS00001592B-page 135
MEC1632
32KHZ OUTPUT
The 32KHz OUTPUT bit controls the MEC1632 32KHZ_OUT signal function (Table 7-4).
0: The 32KHZ_OUTPUT clock output signal is enabled (default)
1: The 32KHZ_OUTPUT clock output signal is disabled. The 32KHZ_OUTPUT signal is driven low.
WAIT FOR LOCK
This bit controls the behavior of the system after a wake event occurs.
0: The system is clocked by the 10 MHz Ring Oscillator when a wake event occurs and switches to the 20 MHz Oscil-
latorwhen the FREQ LOCK bit is asserted. (default)
1: System clocking remains gated until the FREQ LOCK bit is asserted
SLEEP CONFIG
The SLEEP CONFIG field determines the latency following a wake event until the 20 MHz Oscillator is locked (FREQ
LOCK) and clocking the system. This latency is determined as defined in Table 7-41.
Note 7-49
Suspending the 1.8V Regulator also depends on the state of the VREG SUS bit in the VREG Control
Register.
TABLE 7-41:
SLEEP CONFIG BIT ENCODING
SLEEP CONFIG
Wake
Latency
Description
(
Note 7-49)
D7
D6
D5
000
0 ns
Master Clock Trees, the 1.8V Regulator, the 20 MHz Oscillator, and the
regulator for the 20 MHz Oscillator all remain powered and running
during sleep cycles (SYSTEM HEAVY SLEEP 1) (DEFAULT)
0
0
1
200 ns
Master Clock Trees gated and the 1.8V Regulator is suspended during
sleep cycles. (SYSTEM HEAVY SLEEP 2)
0
1
0
460
s
Master Clock Trees gated, the 1.8V Regulator is suspended, and the 20
MHz Oscillator is stopped during sleep cycles. (SYSTEM HEAVY SLEEP
3)
0
1
1
4.6 ms
Master Clock Trees gated, the 1.8V Regulator is suspended, the 20 MHz
Oscillator is stopped, and the regulator for the 20 MHz Oscillator is
powered down during sleep cycles. (SYSTEM DEEPEST SLEEP)
1X
X
–
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com