MPC8308CVMADDA datasheet(30/95 Pages) NXP

30 / 95 page

MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 4

Freescale Semiconductor

High-Speed Serial interfaces (HSSI)

NOTE

Figure 20–Figure 23 are for conceptual reference only. Due to the fact that

clock driver chip's internal structure, output impedance, and termination

requirements are different between various clock driver chip manufacturers,

it is very much possible that the clock circuit reference designs provided by

clock driver chip vendor are different from what is shown below. They

might also vary from one vendor to the other. Therefore, Freescale

Semiconductor can neither provide the optimal clock driver reference

circuits, nor guarantee the correctness of the following clock driver

connection reference circuits. The system designer is recommended to

contact the selected clock driver chip vendor for the optimal reference

circuits with the MPC8308 SerDes reference clock receiver requirement

provided in this document.

This figure shows the SerDes reference clock connection reference circuits for HCSL type clock driver. It

assumes that the DC levels of the clock driver chip is compatible with MPC8308 SerDes reference clock

input’s DC requirement.

Figure 20. DC-Coupled Differential Connection with HCSL Clock Driver (Reference Only)

This figure shows the SerDes reference clock connection reference circuits for LVDS type clock driver.

Since LVDS clock driver’s common mode voltage is higher than the MPC8308’s SerDes reference clock

input’s allowed range (100–400 mV), AC-coupled connection scheme must be used. It assumes the LVDS

output driver features 50-

termination resistor. It also assumes that the LVDS transmitter establishes its

own common mode level without relying on the receiver or other external component.



SD_REF_CLK

Clock Driver

100

differential PWB trace

Clock driver vendor dependent

source termination resistor

SerDes Refer.

CLK Receiver

Clock Driver

CLK_Out

HCSL CLK Driver Chip



Total 50

Assume clock driver’s

output impedance is about 16



MPC8308

CLK_Out

MPC8308CVMADDA bảng dữ liệu(PDF) 30 Page - NXP Semiconductors

MPC8308CVMADDA bảng dữ liệu(HTML) 30 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

bảng dữ liệu tải về

Link URL