26HS01GTAM03 datasheet(87/166 Pages) INFINEON

87 / 166 page

Datasheet

87 of 166

002-12337 Rev. *Y

2022-01-18

256Mb/512Mb/1Gb SEMPER™ Flash

HYPERBUS™ interface, 1.8V/3.0V

Features

Figure 46

Exit DPD mode

The device maintains its configuration during DPD, meaning the device exits DPD in the same state as it entered.

Registers such as the ECC Status, ECC Error Detection Counter, Address Trap, and Interrupt Status Registers will

be cleared.

4.16.2.3

HYPERBUS™ DPD related registers and transactions

4.16.2.4

Legacy (x1) SPI DPD related registers and transactions

4.17

Power up and power down

The device must not be selected at power up or power down until VCC reaches the correct value as follows:

•VCC (min) at power up, and then for a further delay of tPU

•VSS at power down

4.17.1

Power up

The device ignores all transactions until a time delay of tPU has elapsed after the moment that VCC rises above

the minimum VCC threshold (see Figure 47). However, correct operation of the device is not guaranteed if VCC

returns below VCC (min) during tPU. No command should be sent to the device until the end of tPU.

The device draws IPOR current during tPU. After power up (tPU), there is the option to be in the DPD mode or

Standby mode. The DPDPOR bit in Configuration Register controls if the device will be in DPD or Standby mode

after the completion of POR. If the DPDPOR bit is enabled, the device is in DPD mode after power up. A Hardware

reset (RESET#) is required to return the device to Standby mode after POR.

Figure 47

Power up

Table 64

HYPERBUS™ DPD related registers and transactions

Related registers

(see Section 5 Registers on page 89)

Related HYPERBUS™ transactions

(see Table 120 on page 124)

Configuration Register 1(CFR1N, CFR1V)

Enter Deep Power Down Mode (ENTDPD_3_0)

Table 65

Legacy (x1) SPI DPD related registers and transactions

Related registers

(see Section 5 Registers on page 89)

Related SPI transactions

(see Table 122 on page 137)

Configuration Register 4 (CFR4N, CFR4V)

Enter Deep Power Down Mode (ENDPD_0_0)

26HS01GTAM03 bảng dữ liệu(PDF) 87 Page - Infineon Technologies AG

26HS01GTAM03 bảng dữ liệu(HTML) 87 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL