26HS01GTAM03 datasheet(78/166 Pages) INFINEON

78 / 166 page

Datasheet

78 of 166

002-12337 Rev. *Y

2022-01-18

256Mb/512Mb/1Gb SEMPER™ Flash

HYPERBUS™ interface, 1.8V/3.0V

Features

4.12.2

Erase, program, or data integrity check resume

An Erase, Program, or Data Integrity Check Resume transaction must be written to resume a suspended

operation. After program or read operations are completed during a Program, Erase or Data Integrity Check

suspend, the Resume transaction is sent to resume the suspended operation.

After an Erase, Program, or Data Integrity Check Resume transaction is issued, the RDYBSY bit in Status Register

will be set to a 1 and the programming operation will resume if one is suspended. If no program operation is

suspended, the suspended erase operation will resume. If there is no suspended program, erase or data integrity

check operation, the resume transaction is ignored.

Program, Erase, or Data Integrity Check operations may be interrupted as often as necessary. For example, a

program suspend transaction could immediately follow a program resume transaction, but for a program or

erase operation to progress to completion there must be some period of time between resume and the next

suspend transaction greater than or equal to tPEDRS.

Figure 38 shows the flow of suspend and resume operation.

Table 57

Legacy (x1) SPI transactions allowed during suspend

Transaction name

Allowed during erase

suspend

Allowed during

program suspend

Allowed during data

integrity check suspend

Write Disable (WRDIS_0_0)

Yes

Read Status Register 1 (RDSR1_0_0, RDSR1_4_0)

Yes

Write Enable (WRENB_0_0)

Read Status Register 2 (RDSR2_0_0, RDSR2_4_0)

Yes

Program Page (PRPGE_4_1)

Read ECC Status (RDECC_4_0)

Yes

Clear ECC Status Register (CLECC_0_0)

Read PPB Lock Bit (RDPLB_0_0, RDPLB_4_0)

Yes

Resume Program / Erase / Data Integrity Check (RSEPD_0_0)

Program SSR (PRSSR_4_1)

Read SSR (RDSSR_4_0)

Yes

Read Unique ID (RDUID_0_0, RDUID_4_0)

Read SFDP (RSFDP_3_0, RSFDP_4_0)

Read Interface CRC Register (RDCRC_4_0)

Yes

Read Any Register (RDARG_4_0)

Software Reset Enable (SRSTE_0_0)

Clear Program and Erase Failure Flags (CLPEF_0_0)

Yes

Software Reset (SFRST_0_0)

Read Identification Register (RDIDIN_0_0, RDIDIN_4_0)

(manufacturer and device identification)

Yes

Suspend Program / Erase / Data Integrity Check (SPEPD_0_0)

Read DYB (RDDYB_4_0)

Yes

Read PPB (RDPPB_4_0)

26HS01GTAM03 bảng dữ liệu(PDF) 78 Page - Infineon Technologies AG

26HS01GTAM03 bảng dữ liệu(HTML) 78 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL