công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

STM32H723VG bảng dữ liệu(PDF) 185 Page - STMicroelectronics

tên linh kiện STM32H723VG
Giải thích chi tiết về linh kiện  32-bit Arm® Cortex®-M7 550 MHz MCU, up to 1 MB Flash memory, 564 KB RAM, 35 comms peripherals and analog interfaces
PDF  227 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H723VG bảng dữ liệu(HTML) 185 Page - STMicroelectronics

Back Button STM32H723VG Datasheet HTML 181Page - STMicroelectronics STM32H723VG Datasheet HTML 182Page - STMicroelectronics STM32H723VG Datasheet HTML 183Page - STMicroelectronics STM32H723VG Datasheet HTML 184Page - STMicroelectronics STM32H723VG Datasheet HTML 185Page - STMicroelectronics STM32H723VG Datasheet HTML 186Page - STMicroelectronics STM32H723VG Datasheet HTML 187Page - STMicroelectronics STM32H723VG Datasheet HTML 188Page - STMicroelectronics STM32H723VG Datasheet HTML 189Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 185 / 227 page
background image
DS13313 Rev 2
185/227
STM32H723xE/G
Electrical characteristics
208
6.3.33
Parallel synchronous slave interface (PSSI) characteristics
Unless otherwise specified, the parameters given in Table 99 and Table 100 for PSSI are
derived from tests performed under the ambient temperature, fHCLK frequency and VDD
supply voltage summarized in Table 12: General operating conditions.
Table 99. PSSI transmit characteristics(1)
1. Guaranteed by characterization results.
Symbol
Parameter
Min
Max
Unit
-
Frequency ratio
PSSI_PDCK/fHCLK
-0.4
-
PSSI_PDCK
PSSI Clock input
-50
MHz
-
35(2)
2. This value is obtained by using PA9, PA10 or PH4 I/O.
Dpixel
PSSI Clock input duty cycle
30
70
%
tov(DATA)
Data output valid time
-
10
ns
--
-
14(2)
toh(DATA)
Data output hold time
4.5
-
tov((DE)
DE output valid time
-
10
toh(DE)
DE output hold time
4
-
tsu(RDY)
RDY input setup time
0
-
th(RDY)
RDY input hold time
0
-
Table 100. PSSI receive characteristics(1)
1. Guaranteed by characterization results.
Symbol
Parameter
Min
Max
Unit
-
Frequency ratio
PSSI_PDCK/fHCLK
-0.4
-
PSSI_PDCK
PSSI Clock input
-
110
MHz
Dpixel
PSSI Clock input duty cycle
30
70
%
tsu(DATA)
Data input setup time
1.5
-
ns
th(DATA)
Data input hold time
0.5
-
tsu((DE)
DE input setup time
2
-
th(DE)
DE input hold time
1
-
tov(RDY)
RDY output valid time
-
15
toh(RDY)
RDY output hold time
5.5
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com