STM32H723VG datasheet(32/227 Pages) STMICROELECTRONICS

32 / 227 page

Functional overview

STM32H723xE/G

32/227

DS13313 Rev 2

3.17

Flexible memory controller (FMC)

The FMC controller main features are the following:

•

Interface with static-memory mapped devices including:

–

Static random access memory (SRAM)

–

NOR Flash memory/OneNAND Flash memory

–

PSRAM (4 memory banks)

–

NAND Flash memory with ECC hardware to check up to 8 Kbytes of data

•

Interface with synchronous DRAM (SDRAM/Mobile LPSDR SDRAM) memories

•

8-,16-bit data bus width

•

Independent Chip Select control for each memory bank

•

Independent configuration for each memory bank

•

Write FIFO

•

Read FIFO for SDRAM controller

•

The maximum FMC_CLK/FMC_SDCLK frequency for synchronous accesses is the

FMC kernel clock divided by 2.

3.18

Octo-SPI memory interface (OCTOSPI)

The OCTOSPI is a specialized communication interface targeting single, dual, quad or octal

SPI memories. The STM32H723xE/G embeds two separate Octo-SPI interfaces.

Each OCTOSPI instance supports single/dual/quad/octal SPI formats. multiplexing of

single/dual/quad/octal SPI over the same bus can be achieved using the integrated Octo-

SPI I/O manager (OCTOSPIM).

The OCTOSPI can operate in any of the three following modes:

•

Indirect mode: all the operations are performed using the OCTOSPI registers

•

Status-polling mode: the external memory status register is periodically read and an

interrupt can be generated in case of flag setting

•

Memory-mapped mode: the external memory is memory mapped and it is seen by the

system as if it was an internal memory supporting both read and write operations.

The OCTOSPI supports two frame formats supported by most external serial memories

such as serial PSRAMs, serial NAND and serial NOR Flash memories, Hyper RAMs and

Hyper Flash memories.

Multi chip package (MCP) combining any of the above mentioned memory types can also

be supported.

•

The classical frame format with the command, address, alternate byte, dummy cycles

and data phase

•

The HyperBus™ frame format.

STM32H723VG bảng dữ liệu(PDF) 32 Page - STMicroelectronics

STM32H723VG bảng dữ liệu(HTML) 32 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL