công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

SN65MLVD203B bảng dữ liệu(PDF) 12 Page - Texas Instruments

Click here to check the latest version.
tên linh kiện SN65MLVD203B
Giải thích chi tiết về linh kiện  SN65MLVD203B Multipoint-LVDS Line Driver and Receiver (Transceiver) With IEC ESD Protection
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI [Texas Instruments]
Trang chủ  http://www.ti.com
Logo TI - Texas Instruments

SN65MLVD203B bảng dữ liệu(HTML) 12 Page - Texas Instruments

Back Button SN65MLVD203B Datasheet HTML 8Page - Texas Instruments SN65MLVD203B Datasheet HTML 9Page - Texas Instruments SN65MLVD203B Datasheet HTML 10Page - Texas Instruments SN65MLVD203B Datasheet HTML 11Page - Texas Instruments SN65MLVD203B Datasheet HTML 12Page - Texas Instruments SN65MLVD203B Datasheet HTML 13Page - Texas Instruments SN65MLVD203B Datasheet HTML 14Page - Texas Instruments SN65MLVD203B Datasheet HTML 15Page - Texas Instruments SN65MLVD203B Datasheet HTML 16Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 40 page
background image
15 pF
tpZL
tpLZ
VOL
VOL +0.5 V
VO
RL
499 Ω
_
+
VTEST
B
A
RE
1.2 V
Inputs
VCC
1 V
VCC
VCC/2
0 V
VCC
VCC/2
VTEST
A
RE
R
0 V
1.4 V
A
tpZH
tpHZ
0 V
VOH –0.5 V
VCC
VCC/2
0 V
VOH
VCC/2
RE
VO
R
Output
VTEST
CL
A. All input pulses are supplied by a generator having the following characteristics: tr or tf ≤ 1 ns, frequency = 1 MHz, duty cycle = 50 ± 5%.
B. RL is 1% tolerance, metal film, surface mount, and located within 2 cm of the D.U.T.
C. CL is the instrumentation and fixture capacitance within 2 cm of the DUT and ±20%.
Figure 6-11. Receiver Enable and Disable Time Test Circuit and Waveforms
tc(n)
1/f0
Period Jitter
Peak-to-Peak Jitter
1/f0
PRBS INPUT
OUTPUT
CLOCK INPUT
IDEAL
OUTPUT
ACTUAL
OUTPUT
tjit(per) = │t c(n) –1/f0│
tjit(pp)
VA –VB
INPUTS
VA –VB
0.4 V
VIC
1 V
VOH
VCC/2
VOL
VOH
VOL
VCC/2
VOH
VOL
VCC/2
VA
VB
A. All input pulses are supplied by an Agilent 8304A Stimulus System.
B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software
C. Period jitter is measured using a 10 MHz 50 ±1% duty cycle clock input.
SN65MLVD203B
SLLSFG7 – AUGUST 2020
www.ti.com
12
Submit Document Feedback
Copyright © 2020 Texas Instruments Incorporated
Product Folder Links: SN65MLVD203B



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com