công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

ATTINY817-MFR. bảng dữ liệu(PDF) 172 Page - Microchip Technology

tên linh kiện ATTINY817-MFR.
Giải thích chi tiết về linh kiện  AVR짰 Microcontroller with Core Independent Peripherals and picoPower짰 Technology
PDF  492 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MICROCHIP [Microchip Technology]
Trang chủ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

ATTINY817-MFR. bảng dữ liệu(HTML) 172 Page - Microchip Technology

Back Button ATTINY817-MFR. Datasheet HTML 168Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 169Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 170Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 171Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 172Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 173Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 174Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 175Page - Microchip Technology ATTINY817-MFR. Datasheet HTML 176Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 172 / 492 page
background image
Bit
7
6
5
4
3
2
1
0
SPLITM
Access
R/W
Reset
0
Bit 0 – SPLITM: Enable Split Mode
This bit sets the timer/counter in split mode operation. It will then work as two 8-bit timer/counters. The
register map will change compared to normal 16-bit mode.
20.7.5
Control Register E Clear - Split Mode
The individual status bit can be cleared by writing a '1' to its bit location. This allows each bit to be cleared
without use of a read-modify-write operation on a single register.
Each Status bit can be read out either by reading TCA.CTRLESET or TCA.CTRLECLR.
Name: 
CTRLECLR
Offset:  0x04
Reset: 
0x00
Property:
 
-
Bit
7
6
5
4
3
2
1
0
CMD[1:0]
Access
R/W
R/W
Reset
0
0
Bits 3:2 – CMD[1:0]: Command
These bits are used for software control of update, restart, and reset of the timer/counter. The command
bits are always read as zero.
Value
Name
Description
0x0
NONE
No command
0x1
UPDATE
Force update
0x2
RESTART
Force restart
0x3
RESET
Force hard Reset (ignored if TC is enabled)
20.7.6
Control Register E Set - Split Mode
The individual status bit can be set by writing a '1' to its bit location. This allows each bit to be set without
use of a read-modify-write operation on a single register.
Each Status bit can be read out either by reading TCA.CTRLESET or TCA.CTRLECLR.
Name: 
CTRLESET
Offset:  0x05
Reset: 
0x00
Property:
 
-
ATtiny417/817
© 2017 Microchip Technology Inc.
Datasheet Complete
DS40001901B-page 172



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com