công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

56F8167 bảng dữ liệu(PDF) 107 Page - Freescale Semiconductor, Inc

tên linh kiện 56F8167
Giải thích chi tiết về linh kiện  16-bit Digital Signal Controllers
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

56F8167 bảng dữ liệu(HTML) 107 Page - Freescale Semiconductor, Inc

Back Button 56F8167 Datasheet HTML 103Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 104Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 105Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 106Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 107Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 108Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 109Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 110Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 111Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 107 / 184 page
background image
Register Descriptions
56F8367 Technical Data, Rev. 7.0
Freescale Semiconductor
107
Preliminary
5.6.23.2
IRQ Pending (PENDING)—Bits 81–85
This register combines with the other five to represent the pending IRQs for interrupt vector numbers 2
through 85.
•
0 = IRQ pending for this vector number
•
1 = No IRQ pending for this vector number
5.6.24
Reserved—Base + 17
5.6.25
Reserved—Base + 18
5.6.26
Reserved—Base + 19
5.6.27
Reserved—Base + 1A
5.6.28
Reserved—Base + 1B
5.6.29
Reserved—Base + 1C
5.6.30
ITCN Control Register (ICTL)
Figure 5-26 ITCN Control Register (ICTL)
5.6.30.1
Interrupt (INT)—Bit 15
This read-only bit reflects the state of the interrupt to the 56800E core.
•
0 = No interrupt is being sent to the 56800E core
•
1 = An interrupt is being sent to the 56800E core
5.6.30.2
Interrupt Priority Level (IPIC)—Bits 14–13
These read-only bits reflect the state of the new interrupt priority level bits being presented to the 56800E
core at the time the last IRQ was taken. This field is only updated when the 56800E core jumps to a new
interrupt service routine.
Note:
Nested interrupts may cause this field to be updated before the original interrupt service routine can
read it.
•
00 = Required nested exception priority levels are 0, 1, 2, or 3
•
01 = Required nested exception priority levels are 1, 2, or 3
•
10 = Required nested exception priority levels are 2 or 3
•
11 = Required nested exception priority level is 3
Base + $1D
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Read
INT
IPIC
VAB
INT_DIS
1
IRQB STATE
IRQA STATE
IRQB
EDG
IRQA
EDG
Write
RESET
0
0
0
10
000
00
0
1
1
1
0
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com