56F8167 datasheet(33/184 Pages) FREESCALE

33 / 184 page

Signal Pins

56F8367 Technical Data, Rev. 7.0

Freescale Semiconductor

Preliminary

INDEX1

(TB2)

(MISO1)

(GPIOC2)

8E2

Schmitt

Input

Schmitt

Input/

Output

Schmitt

Input/

Output

Schmitt

Input/

Output

Input,

pull-up

enabled

Index1 — Quadrature Decoder 1, INDEX input

TB2 — Timer B, Channel 2

SPI 1 Master In/Slave Out — This serial data pin is an input to a

master device and an output from a slave device. The MISO line

of a slave device is placed in the high-impedance state if the slave

device is not selected. The slave device places data on the MISO

line a half-cycle before the clock edge the master device uses to

latch the data. To activate the SPI function, set the INDEX_ALT

bit in the SIM_GPS register. For details, see Part 6.5.8.

Port C GPIO — This GPIO pin can be individually programmed

as an input or output pin.

In the 56F8367, the default state after reset is INDEX1.

In the 56F8167, the default state is not one of the functions

offered and must be reconfigured.

To deactivate the internal pull-up resistor, clear bit 2 in the

GPIOC_PUR register.

HOME1

(TB3)

(SS1)

(GPIOC3)

9E1

Schmitt

Input

Schmitt

Input/

Output

Schmitt

Input

Schmitt

Input/

Output

Input,

pull-up

enabled

Home — Quadrature Decoder 1, HOME input

TB3 — Timer B, Channel 3

SPI 1 Slave Select — In the master mode, this pin is used to

arbitrate multiple masters. In slave mode, this pin is used to select

the slave. To activate the SPI function, set the HOME_ALT bit in

the SIM_GPS register. For details, see Part 6.5.8.

Port C GPIO — This GPIO pin can be individually programmed

as an input or output pin.

In the 56F8367, the default state after reset is HOME1.

In the 56F8167, the default state is not one of the functions

offered and must be reconfigured.

To deactivate the internal pull-up resistor, clear bit 3 in the

GPIOC_PUR register.

Table 2-2 Signal and Package Information for the 160-Pin LQFP and MBGA

Signal

Name

No.

Ball No.

Type

State

During

Reset

Signal Description

56F8167 bảng dữ liệu(PDF) 33 Page - Freescale Semiconductor, Inc

56F8167 bảng dữ liệu(HTML) 33 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL