56F8167 datasheet(5/184 Pages) FREESCALE

5 / 184 page

56F8367/56F8167 Features

56F8367 Technical Data, Rev. 7.0

Freescale Semiconductor

Preliminary

Part 1 Overview

1.1 56F8367/56F8167 Features

1.1.1

Core

•

Efficient 16-bit 56800E family controller engine with dual Harvard architecture

•

Up to 60 Million Instructions Per Second (MIPS) at 60MHz core frequency

•

Single-cycle 16

× 16-bit parallel Multiplier-Accumulator (MAC)

•

Four 36-bit accumulators, including extension bits

•

Arithmetic and logic multi-bit shifter

•

Parallel instruction set with unique DSP addressing modes

•

Hardware DO and REP loops

•

Three internal address buses and one external address bus

•

Four internal data buses and one external data bus

•

Instruction set supports both DSP and controller functions

•

Controller-style addressing modes and instructions for compact code

•

Efficient C compiler and local variable support

•

Software subroutine and interrupt stack with depth limited only by memory

•

JTAG/EOnCE debug programming interface

1.1.2

Differences Between Devices

Table 1-1 outlines the key differences between the 56F8367 and 56F8167 devices.

Table 1-1 Device Differences

Feature

56F8367

56F8167

Guaranteed Speed

60MHz/60 MIPS

40MHZ/40MIPS

Program RAM

4KB

Not Available

Data Flash

32KB

Not Available

PWM

2 x 6

1 x 6

CAN

Not Available

Quad Timer

Quadrature Decoder

2 x 4

1 x 4

Temperature Sensor

Not Available

Dedicated GPIO

—

56F8167 bảng dữ liệu(PDF) 5 Page - Freescale Semiconductor, Inc

56F8167 bảng dữ liệu(HTML) 5 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL