IMX7SCEC datasheet(110/152 Pages) NXP

110 / 152 page

Electrical characteristics

i.MX 7Solo Family of Applications Processors Datasheet, Rev. 5, 07/2017

NXP Semiconductors

110

NOTE

HSIC is DDR signal, following timing spec is for both rising and falling

edge.

4.10.14.1 Transmit timing

Figure 85. USB HSIC transmit waveform

4.10.14.2 Receive timing

Figure 86. USB HSIC receive waveform

Table 84. USB HSIC transmit parameters

Name

Parameter

Min

Max

Unit

Comment

Tstrobe

strobe period

4.165

4.169

Todelay

data output delay time

550

1350

Measured at 50% point

Tslew

strobe/data rising/falling time

0.7

V/ns

Averaged from 30% – 70% points

Table 85. USB HSIC receive parameters1

1 The timings in the table are guaranteed when:

—AC I/O voltage is between 0.9x to 1x of the I/O supply

—DDR_SEL configuration bits of the I/O are set to (10)b

Name

Parameter

Min

Max

Unit

Comment

Tstrobe

strobe period

4.165

4.169

Thold

data hold time

300

Measured at 50% point

Tsetup

data setup time

365

Measured at 50% point

Tslew

strobe/data rising/falling time

0.7

V/ns

Averaged from 30% – 70% points

USB_H_STROBE

USB_H_DATA

Todelay

Tstrobe

Todelay

USB_H_STROBE

USB_H_DATA

Thold

Tstrobe

Tsetup

IMX7SCEC bảng dữ liệu(PDF) 110 Page - NXP Semiconductors

IMX7SCEC bảng dữ liệu(HTML) 110 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL