IMX7SCEC datasheet(95/152 Pages) NXP

95 / 152 page

Electrical characteristics

i.MX 7Solo Family of Applications Processors Datasheet, Rev. 5, 07/2017

NXP Semiconductors

4.10.8.2

MIPI PHY signaling levels

The signal levels are different for differential HS mode and single-ended LP mode. Figure 64 shows both

the HS and LP signal levels on the left and right sides, respectively. The HS signaling levels are below

the LP low-level input threshold such that LP receiver always detects low on HS signals.

Figure 64. MIPI PHY Signaling Levels

4.10.8.3

MIPI HS line driver characteristics

Figure 65. Ideal Single-ended and Resulting Differential HS Signals

HS Vout

Range

HS Vcm

Range

Max VOD

Min VOD

VCMTX,MIN

VOLHS

VCMTX,MAX

VOHHS

LP VIL

VOL

VIH

VOH,MAX

VOH,MIN

VIH

VIL

LP Threshold

Region

VGNDSH,MA

VGNDSH,MIN

GND

LP VOL

HS Differential Signaling

LP Single-ended Signaling

VOD(1)

VOD(0)

VOD = VDP - VDN

VCMTX = (VDP + VDN)/2

(Differential)

VDN

VDP

Ideal Single-Ended High Speed Signals

Ideal Differential High Speed Signals

IMX7SCEC bảng dữ liệu(PDF) 95 Page - NXP Semiconductors

IMX7SCEC bảng dữ liệu(HTML) 95 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL