TMS320VC5421 datasheet(93/104 Pages) TI1

93 / 104 page

Electrical Specifications

December 1999 − Revised October 2008

SPRS098D

Table 5−36. HPI16 Mode Switching Characteristics (Continued)

PARAMETER

UNIT

MAX

MIN

td(HSL-HYL) Delay time, HAS low to HRDY low, read

td(COH−HTX) Delay time, CLKOUT rising edge to HINT change

† HAD stands for HCNTL0, HCNTL1, and HR/W.

‡ HDS refers to either HDS1 or HDS2.

§ DS refers to either HCS or HDS, whichever is controlling the transfer. Refer to the TMS320C54x DSP Reference Set, Volume 5: Enhanced

Peripherals (literature number SPRU302) for information regarding logical operation of the HPI16. These timings are shown assuming that

HDS is the signal controlling the transfer.

¶ HRDY does not go low for other register accesses.

# These timings are for HPI accesses which do not cross from one subsystem to the other. For accesses which do cross from one subsystem

to the other, additional cycles are required. A detailed description of these considerations is provided in the application note Memory Transfers

with TMS320VC5420 and TMS320VC5421 DSPs (literature number SPRA620).

PF Data

Data 1

HRDY

HD[15:0]

HCNTL[1:0]

HR/W

HDS

HAS

HCS

tc(DSH−DSH)

tw(DSH)

tw(DSL)

td(DSL−HDV2)

td(DSH−HYH)†

th(DSH−HDV)R

tv(HYH−HDV)

td(DSL−HDD)

th(HSL−HBV)

tsu(HBV−HSL)

tsu(HSL−DSL)

th(HSL−DSL)

td(DSH−HYL)†

td(HSL−HDV1)

td(HSL−HYL)

† HRDY goes low at these times only after autoincrement reads.

Figure 5−27. Multiplexed Read Timings Using HAS

TMS320VC5421 bảng dữ liệu(PDF) 93 Page - Texas Instruments

TMS320VC5421 bảng dữ liệu(HTML) 93 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL