công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

DS3134 bảng dữ liệu(PDF) 51 Page - Dallas Semiconductor

tên linh kiện DS3134
Giải thích chi tiết về linh kiện  Chateau Channelized T1 And E1 And HDLC Controller
PDF  203 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  DALLAS [Dallas Semiconductor]
Trang chủ  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS3134 bảng dữ liệu(HTML) 51 Page - Dallas Semiconductor

Back Button DS3134 Datasheet HTML 47Page - Dallas Semiconductor DS3134 Datasheet HTML 48Page - Dallas Semiconductor DS3134 Datasheet HTML 49Page - Dallas Semiconductor DS3134 Datasheet HTML 50Page - Dallas Semiconductor DS3134 Datasheet HTML 51Page - Dallas Semiconductor DS3134 Datasheet HTML 52Page - Dallas Semiconductor DS3134 Datasheet HTML 53Page - Dallas Semiconductor DS3134 Datasheet HTML 54Page - Dallas Semiconductor DS3134 Datasheet HTML 55Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 203 page
background image
DS3134
51 of 203
Bit 11 / Status Bit for Receive DMA Done Queue Write Error (RDQWE).
0 = interrupt masked
1 = interrupt unmasked
Bit 12 / Status Bit for Transmit FIFO Underflow (TUDFL).
0 = interrupt masked
1 = interrupt unmasked
Bit 13 / Status Bit for Transmit DMA Pending Queue Read (TPQR).
0 = interrupt masked
1 = interrupt unmasked
Bit 14 / Status Bit for Transmit DMA Done Queue Write (TDQW).
0 = interrupt masked
1 = interrupt unmasked
Bit 15 / Status Bit for Transmit DMA Done Queue Write Error (TDQWE).
0 = interrupt masked
1 = interrupt unmasked
4.4 TEST REGISTER DESCRIPTION
Register Name:
TEST
Register Description: Test Register
Register Address:
0050h
76
5432
10
n/a
n/a
n/a
n/a
n/a
n/a
n/a
FT
15
14
13
12
11
10
9
8
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
Note: Bits that are underlined are read only, all other bits are read-write; default value for all bits is 0.
Bit 0 / Factory Test (FT).
This bit is used by the factory to place the DS3134 into the test mode. For normal device operation, this
bit should be set to zero whenever this register is written to. Setting this bit places the RAMs into a low
power standby mode.
Bit 1 to 15 / Device internal test bits. Bits 1 to 15 shown in the above table is for CHATEAU internal
(Dallas Semiconductor) tests use, not user test mode controls. Values of these bits should always be “0”.
If any of these bits are set to “1” device will not function properly.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com