DS3134 datasheet(31/203 Pages) DALLAS

31 / 203 page

DS3134

31 of 203

Signal Name:

PSERR*

Signal Description:

PCI System Error

Signal Type:

Output (open drain)

This active low signal reports any parity errors that occur during the address phase. PSERR* can be

enabled and disabled via the PCI Configuration Registers. This signal is updated on the rising edge of

PCLK.

Signal Name:

PINTA*

Signal Description:

PCI Interrupt

Signal Type:

Output (open drain)

This active low (open drain) signal is asserted low asynchronously when the device is requesting attention

from the device driver. PINTA will be deasserted when the device interrupting source has been service or

masked. This signal is updated on the rising edge of PCLK.

PCI Extension Signals

These signals are not part of the normal PCI Bus signal set. There are additional signals that are asserted

when Chateau is an Initiator on the PCI Bus to help users interpret the normal PCI Bus signal set and

connect them to a non-PCI environment like an Intel i960 type bus. The timing for these signals is shown

below.

Signal Name:

PXAS*

Signal Description:

PCI Extension Address Strobe

Signal Type:

Output

This active low signal is asserted low on the same clock edge as PFRAME* and is deasserted after one

clock period. This signal will only be asserted when the device is an initiator. This signal is an output

and is updated on the rising edge of PCLK.

Signal Name:

PXDS*

Signal Description:

PCI Extension Data Strobe

Signal Type:

Output

This active low signal is asserted when the PCI bus either contains valid data to be read from the device

or can accept valid data that is written into the device. This signal will only be asserted when the device

is an initiator. This signal is an output and is updated on the rising edge of PCLK.

Signal Name:

PXBLAST*

Signal Description:

PCI Extension Burst Last

Signal Type:

Output

This active low signal is asserted on the same clock edge as PFRAME* is deasserted and is deasserted on

the same clock edge as PIRDY* is deasserted. This signal will only be asserted when the device is an

initiator. This signal is an output and is updated on the rising edge of PCLK.

DS3134 bảng dữ liệu(PDF) 31 Page - Dallas Semiconductor

DS3134 bảng dữ liệu(HTML) 31 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL