CP3SP33SMSSLASHNOPB datasheet(229/407 Pages) TI1

229 / 407 page

AAI

Interrupt

RXEIP = 1

RXEIE

TXIP = 1

TXIE

TXEIP = 1

TXEIE

DS155

RXIP = 1

RXIE

CP3SP33

www.ti.com

SNOSCW5 – MAY 2013

Figure 24-6. AAI Interrupt Structure

24.5.3 Normal Mode

In normal mode, each frame sync signal marks the beginning of a new frame and also the beginning of a

new slot, since each frame only consists of one slot. All 16 receive and transmit FIFO locations hold data

for the same (and only) slot of a frame. If 8-bit data are transferred, only the low byte of each 16-bit FIFO

location holds valid data.

24.5.4 Transmit

Once the interface has been enabled, transmit transfers are initiated automatically at the beginning of

every frame. The beginning of a new frame is identified by a frame sync pulse. Following the frame sync

pulse, the data is shifted out from the ATSR to the STD pin on the positive edge of the transmit data shift

clock (SCK).

DMA Operation

When a complete data word has been transmitted through the STD pin, a new data word is reloaded from

the transmit DMA register 0 (ATDR0). A DMA request is asserted when the ATDR0 register is empty. If a

new data word must be transmitted while the ATDR0 register is still empty, the previous data will be re-

transmitted.

FIFO Operation

When a complete data word has been transmitted through the STD pin, a new data word is loaded from

the transmit FIFO from the current location of the Transmit FIFO Read Pointer (TRP). After that, the TRP

is automatically incremented by 1.

A write to the Audio Transmit FIFO Register (ATFR) results in a write to the transmit FIFO at the current

location of the Transmit FIFO Write Pointer (TWP). After every write operation to the transmit FIFO, TWP

is automatically incremented by 1.

When the TRP is equal to the TWP and the last access to the FIFO was a read operation (a transfer to

the ATSR), the transmit FIFO is empty. When an additional read operation from the FIFO to ATSR is

performed (while the FIFO is already empty), a transmit FIFO underrun occurs. In this event, the read

pointer (TRP) will be decremented by 1 (incremented by 15) and the previous data word will be

transmitted again. A transmit FIFO underrun is indicated by the TXU bit in the Audio Interface Transmit

Status and Control Register (ATSCR). Also, no transmit interrupt will be generated.

Advanced Audio Interface

229

Submit Documentation Feedback

Product Folder Links :CP3SP33

CP3SP33SMS/NOPB bảng dữ liệu(PDF) 229 Page - Texas Instruments

CP3SP33SMS/NOPB bảng dữ liệu(HTML) 229 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL