CP3SP33SMSSLASHNOPB datasheet(38/407 Pages) TI1

38 / 407 page

CP3SP33

SNOSCW5 – MAY 2013

www.ti.com

Table 9-5. DSP and ASC Registers (continued)

NAME

ADDRESS

DESCRIPTION

ASCDDMASEL0

FF 6808h

ASC DSP DMA Channel Select Register 0

ASCDDMASEL1

FF 680Ch

ASC DSP DMA Channel Select Register 1

ASCDDMASEL2

FF 6810h

ASC DSP DMA Channel Select Register 2

ASCDDMASEL3

FF 6814h

ASC DSP DMA Channel Select Register 3

ASCINTSEL

FF 6818h

ASC Interrupt Controller Select Register

9.3.1

ASC DSP Control Register (ADMAC)

The ADMAC register is a 16-bit, read/write register used by the CPU to reset the DSP. After reset, this

Reserved

DSPRSTN

DSPRSTN The DSP Reset bit is used to assert reset to the DSP. The DSP reset signal is the OR

function of this bit and the CPU reset signal. CPU software must set this bit to enable the

DSP.

0 – DSP module reset.

1 – DSP module may run (if PCFG.DSPR is clear).

9.3.2

ASC DSP Status Register (ADMAS)

The ADMAS register is a 16-bit, read-only register that indicates whether the CPU host interface to the

DSP DMA controller is busy and whether the DSP in reset. After reset, this register is 0000h.

Reserved

RRSTN

PBUSY

The Port Busy bit indicates whether the CPU host interface to the DSP DMA controller is

busy. If the DSP write FIFO is full, the DSP read FIFO is empty (and a read has been

requested), or the PADR register has been written, this bit will be set. Software must poll the

PBUSY bit before using the CPU host interface to access the DSP memory space.

0 – CPU host interface is ready.

1 – CPU host interface is busy.

RRSTN

The Reflected Reset bit indicates whether the DSP is being held in reset.

0 – DSP is in reset.

1 – DSP is not in reset.

9.3.3

DSP DMA Channel 0 Data Register (PDATA)

The PDATA register is a 16-bit, read/write register that provides the CPU with access to the read and

write FIFOs for DSP DMA channel 0. Writing the register loads the write FIFO, and reading the register

unloads the read FIFO.

PDATA

DSP and Audio Peripherals

Submit Documentation Feedback

Product Folder Links :CP3SP33

CP3SP33SMS/NOPB bảng dữ liệu(PDF) 38 Page - Texas Instruments

CP3SP33SMS/NOPB bảng dữ liệu(HTML) 38 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL