CP3SP33SMSSLASHNOPB datasheet(50/407 Pages) TI1

50 / 407 page

CP3SP33

SNOSCW5 – MAY 2013

www.ti.com

10.4.3 Mask Register n (SMSKRn)

The SMSKRn registers are 32-bit, read/write registers that specify timing parameters, memory type, and

memory size for the chip selects. At reset, the SMSKR0 register is initialized to 0000 0028h, SMSKR1 is

initialized to 0000 0128h, and SMSKR2 is initialized to 0000 0229h. The register format is shown below.

11M M10

8M M7

5M M4

Reserved

REG_SEL

MEM_TYPE

MEM_SIZE

The Memory SIze field specifies the size of the external memory device. Values of 12h to

1Fh are reserved.

00000 – No memory connected.

00001 – 64K bytes.

00010 – 128K bytes.

00011 – 256K bytes.

00100 – 512K bytes.

00101 – 1M bytes.

00110 – 2M bytes.

00111 – 4M bytes.

01000 – 8M bytes.

01001 – 16M bytes.

01010 – 32M bytes.

01011 – 64M bytes.

01100 – 128M bytes.

01101 – 256M bytes.

01110 – 512M bytes.

01111 – 1G bytes.

10000 – 2G bytes.

10001 – 4G bytes

MEM_TYPE

The Memory Type field specifies the type of external memory device.

000 – Reserved.

001 – RAM.

010 – Flash memory.

011 – ROM.

REG_SEL

The Register Select field specifies timing parameters in one of the three SMTMGR_SETn

registers to be used with the external memory device.

000 – SMTMGR_SET0 register.

001 – SMTMGR_SET1 register.

010 – SMTMGR_SET2 register.

External Bus Interface Unit

Submit Documentation Feedback

Product Folder Links :CP3SP33

CP3SP33SMS/NOPB bảng dữ liệu(PDF) 50 Page - Texas Instruments

CP3SP33SMS/NOPB bảng dữ liệu(HTML) 50 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL