| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
PM0223 bảng dữ liệu(PDF) 92 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PM0223 bảng dữ liệu(HTML) 92 Page - STMicroelectronics |
|
92 / 110 page ![]() STM32L0 Core Peripherals PM0223 92/110 DocID025763 Rev 1 4.3.6 System Control Register The SCR controls features of entry to and exit from low power state. See the register summary in Table 30 on page 88 for its attributes. The bit assignments are 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 VECTKEYSTAT rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw 15 14 13 12 11 10 9 8 76 5432 1 0 ENDIA NESS Reserved SYS RESET REQ VECT CLR ACTIVE Reserv ed r ww Bits 31:16 VECTKEY Register key Register key: Reads as Unknown On writes, write 0x05FA to VECTKEY, otherwise the write is ignored. Bit 15 ENDIANESS Data endianness bit Reads as 0. 0: Little-endian Bits 14:3 Reserved Bit 2 SYSRESETREQ System reset request: 0: No effect 1: Requests a system level reset. This bit reads as 0. Bit 1 VECTCLRACTIVE Reserved for Debug use. This bit reads as 0. When writing to the register you must write 0 to this bit, otherwise behavior is unpredictable. Bit 0 Reserved 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Reserved 15 14 13 12 11 10 9 8 76 5432 1 0 Reserved SEVON PEND Res. SLEEP DEEP SLEEP ON EXIT Res. rw rw rw |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |