UM0851 datasheet(152/245 Pages) STMICROELECTRONICS

152 / 245 page

Accelerator engine device drivers

UM0851

152/245

Doc ID 16604 Rev 2

Accelerator engine device drivers

SPEAr family devices have several embedded engines for processing specific tasks directly

in hardware. These engines accelerate system throughput and off-load the CPU at the

same time.

This section describes the drivers for the following SPEAr accelerator engines:

●

JPEG codec

●

DMA

6.1

JPEG driver

This section describes the JPEG encoder/decoder driver.

6.1.1

Hardware overview

The JPEG codec is connected to the AHB bus. It is able to decode (and encode) image data

contained in memory, from the JPEG (or YUV) format to the YUV (or JPEG) format with or

without header processing.

The codec core implements all the required steps for encoding and decoding image data

according to the JPEG baseline algorithm as specified in ISO/IEC 10918-1. It is specifically

designed to accelerate entropy-coded segment (ECS) encoding and decoding, because this

forms the most computing-intensive part of the baseline JPEG algorithm.

The codec core can enable/disable header processing. If disabled, only the ECS data are

generated / decoded. Support for restart markers is also provided: the codec core

recognizes them in the encoded stream when decoding, and can optionally insert them

when encoding. JPEG encoded data streams decoded by the codec core must be compliant

with the interchange format syntax specified in ISO/IEC 10918-1. JFIF images (the de-facto

standard used to encoded JPEG images) are also supported.

The codec core receives its input data from the FIFO IN buffer. This data can be either:

●

A sequence of minimum coded units (MCU), if the JPGC is used as an encoder from

YUV to JPEG. The MCU is the minimum number of block that can be encoded or

decoded.

●

A stream of entropy coded segments (ECS) if the JPGC is used as a decoder from

JPEG to YUV.

Conversely, output data from the codec core are sent to the FIFO Out buffer as:

●

An ECS stream , whenever the JPGC is working as an encoder

●

An MCU sequence, whenever the JPGC is working as a decoder

The codec controller manages the data flow between the codec core and the FIFO buffers

and between the FIFO buffers and the external RAM. In order to accomplish the latter task,

it uses the DMAC to perform fast data transfers. The overall JPEG codec block diagram is

shown in Figure 40 below.

UM0851 bảng dữ liệu(PDF) 152 Page - STMicroelectronics

UM0851 bảng dữ liệu(HTML) 152 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL