AS3517H-ECTP datasheet(86/94 Pages) AMSCO

86 / 94 page

AS3517 V17

Data Sheet, Confidential

www.austriamicrosystems.com

Name

Base

Default

IRQ_ENRD_2

2-wire serial

00h

Third Interrupt Register

Offset: 25h

Please be aware that writing to this register will enable/disable the corresponding

interrupts, while with reading you get the actual interrupt status and will clear the

settings. This register is reset at a DVDD-POR.

Bit

Bit Name

Default

Access

Bit Description

Real time clock supply (RVDD) under-voltage interrupt setting

0: disable

1: enable

RVDD_LOW

(level)

Real time clock supply interrupt reading

0: RTC supply o.k.

1: RTC supply (RVDD) was low, RTC not longer valid

The interrupt gets set in hibernation or during power-up even if

the interrupt is not enabled thus allowing to recognise a

change of the battery connected to BVDDR during hibernation

or shutdown. For a valid reading, the interrupt has to be

enabled first.

BVDD under-voltage supervisor interrupt setting

0: disable

1: enable

BVDD_LOW

(level)

BVDD supervisor interrupt setting

0: BVDD is above brown out level

1: BVDD has reached brown out level

The threshold can be set in the SUPERVISOR register (24h)

Revision 1v3

- 93

AS3517H-ECTP bảng dữ liệu(PDF) 86 Page - ams AG

AS3517H-ECTP bảng dữ liệu(HTML) 86 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

bảng dữ liệu tải về

Link URL