AS3517H-ECTP datasheet(66/94 Pages) AMSCO

66 / 94 page

AS3517 V17

Data Sheet, Confidential

www.austriamicrosystems.com

Table 61 DAC_R Register

Name

Base

Default

DAC_R

2-wire serial

00h

Right DAC Output Registers

Offset: 0Eh

Configures the gain from DAC output to mixer input (Σ) / MUX input.

This register is reset when the block is disabled in AudioSet2 register (15h) or at a

DVDD-POR. The register cannot be written when the block is disabled.

Bit

Bit Name

Default

Access

Bit Description

7:5

000

n/a

4:0

DAR_VOL

00000

R/W

Volume settings for right DAC output, adjustable in 32 steps @

1.5dB; gain from DAC output (N19) to mixer/MUX input (N23).

11111: 6 dB gain

11110: 4.5 dB gain

00001: -39 dB gain

00000: -40.5 dB gain

Table 62 DAC_L Register

Name

Base

Default

DAC_L

2-wire serial

00h

Left DAC output Registers

Offset: 0Fh

Configures the gain from DAC output to mixer input (Σ) / MUX input and controls MUTE

switch H.

This register is reset when the block is disabled in AudioSet2 register (15h) or at a

DVDD-POR. The register cannot be written when the block is disabled.

Bit

Bit Name

Default

Access

Bit Description

n/a

MUTE_OFF_H

R/W

Control of MUTE switch H

0: DAC output is set to mute

1: normal operation

n/a

4:0

DAL_VOL

00000

R/W

Volume settings for left DAC output, adjustable in 32 steps @

1.5dB: gain from DAC output (N22) to mixer/MUX input (N26).

11111: 6 dB gain

11110: 4.5 dB gain

00001: -39 dB gain

00000: -40.5 dB gain

Revision 1v3

- 93

AS3517H-ECTP bảng dữ liệu(PDF) 66 Page - ams AG

AS3517H-ECTP bảng dữ liệu(HTML) 66 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

bảng dữ liệu tải về

Link URL