PIC18F2680ISPSQTP datasheet(51/482 Pages) MICROCHIP

51 / 482 page

Preliminary

DS39625C-page 49

PIC18F2585/2680/4585/4680

TABLE 4-4:

INITIALIZATION CONDITIONS FOR ALL REGISTERS

Applicable Devices

Power-on Reset,

Brown-out Reset

MCLR Resets,

WDT Reset,

RESET

Instruction,

Stack Resets

Wake-up via WDT

or Interrupt

TOSU

2585 2680 4585 4680

---0 0000

---0 uuuu(3)

TOSH

2585 2680 4585 4680

0000 0000

uuuu uuuu(3)

TOSL

2585 2680 4585 4680

0000 0000

uuuu uuuu(3)

STKPTR

2585 2680 4585 4680

00-0 0000

uu-0 0000

uu-u uuuu(3)

PCLATU

2585 2680 4585 4680

---0 0000

---u uuuu

PCLATH

2585 2680 4585 4680

0000 0000

uuuu uuuu

PCL

2585 2680 4585 4680

0000 0000

PC + 2(2)

TBLPTRU

2585 2680 4585 4680

--00 0000

--uu uuuu

TBLPTRH

2585 2680 4585 4680

0000 0000

uuuu uuuu

TBLPTRL

2585 2680 4585 4680

0000 0000

uuuu uuuu

TABLAT

2585 2680 4585 4680

0000 0000

uuuu uuuu

PRODH

2585 2680 4585 4680

xxxx xxxx

uuuu uuuu

PRODL

2585 2680 4585 4680

xxxx xxxx

uuuu uuuu

INTCON

2585 2680 4585 4680

0000 000x

0000 000u

uuuu uuuu(1)

INTCON2

2585 2680 4585 4680

1111 -1-1

uuuu -u-u(1)

INTCON3

2585 2680 4585 4680

11-0 0-00

uu-u u-uu(1)

INDF0

2585 2680 4585 4680

N/A

POSTINC0

2585 2680 4585 4680

N/A

POSTDEC0

2585 2680 4585 4680

N/A

PREINC0

2585 2680 4585 4680

N/A

PLUSW0

2585 2680 4585 4680

N/A

FSR0H

2585 2680 4585 4680

---- 0000

---- uuuu

FSR0L

2585 2680 4585 4680

xxxx xxxx

uuuu uuuu

WREG

2585 2680 4585 4680

xxxx xxxx

uuuu uuuu

INDF1

2585 2680 4585 4680

N/A

POSTINC1

2585 2680 4585 4680

N/A

POSTDEC1

2585 2680 4585 4680

N/A

PREINC1

2585 2680 4585 4680

N/A

PLUSW1

2585 2680 4585 4680

N/A

FSR1H

2585 2680 4585 4680

---- 0000

---- uuuu

FSR1L

2585 2680 4585 4680

xxxx xxxx

uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as ‘0’, q = value depends on condition.

Shaded cells indicate conditions do not apply for the designated device.

Note 1:

One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt

vector (0008h or 0018h).

When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are

updated with the current value of the PC. The STKPTR is modified to point to the next location in the

hardware stack.

See Table 4-3 for Reset value for specific condition.

Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When

not enabled as PORTA pins, they are disabled and read ‘0’.

This register reads all ‘0’s until the ECAN™ technology is set up in Mode 1 or Mode 2.

PIC18F2680ISPSQTP bảng dữ liệu(PDF) 51 Page - Microchip Technology

PIC18F2680ISPSQTP bảng dữ liệu(HTML) 51 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL