MSC8152SVT1000B datasheet(37/68 Pages) FREESCALE

37 / 68 page

Electrical Characteristics

MSC8152 Dual-Core Digital Signal Processor Data Sheet, Rev. 1

Freescale Semiconductor

2.6

AC Timing Characteristics

This section describes the AC timing characteristics for the MSC8152.

2.6.1

DDR SDRAM AC Timing Specifications

This section describes the AC electrical characteristics for the DDR SDRAM interface.

2.6.1.1

DDR SDRAM Input AC Timing Specifications

Table 18 provides the input AC timing specifications for the DDR SDRAM when VDDDDR (typ) = 1.8 V.

Table 19 provides the input AC timing specifications for the DDR SDRAM when VDDDDR (typ) = 1.5 V.

Table 20 provides the input AC timing specifications for the DDR SDRAM interface.

Table 18. DDR2 SDRAM Input AC Timing Specifications for 1.8 V Interface

Parameter

Symbol

Min

Max

Unit

AC input low voltage

VIL

—MVREF – 0.20

AC input high voltage

VIH

MVREF + 0.20

—

Note:

At recommended operating conditions with VDDDDR of 1.8 ± 5%.

Table 19. DDR3 SDRAM Input AC Timing Specifications for 1.5 V Interface

Parameter

Symbol

Min

Max

Unit

AC input low voltage

VIL

—MVREF – 0.175

AC input high voltage

VIH

MVREF + 0.175

—

Note:

At recommended operating conditions with VDDDDR of 1.5 ± 5%.

Table 20. DDR SDRAM Input AC Timing Specifications

Parameter

Symbol

Min

Max

Unit

Notes

Controller Skew for MDQS—MDQ/MECC/MDM

• 800 MHz data rate

• 667 MHz data rate

tCISKEW

–200

–240

200

240

1, 2

Tolerated Skew for MDQS—MDQ/MECC/MDM

• 800 MHz data rate

• 667 MHz data rate

tDISKEW

–425

–510

425

510

2, 3

Notes:

tCISKEW represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that is

captured with MDQS[n]. Subtract this value from the total timing budget.

At recommended operating conditions with VDDDDR (1.8 V or 1.5 V) ± 5%

The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called tDISKEW.This can be

determined by the following equation: tDISKEW =±(T ÷ 4 – abs(tCISKEW)) where T is the clock period and abs(tCISKEW) is the

absolute value of tCISKEW.

MSC8152SVT1000B bảng dữ liệu(PDF) 37 Page - Freescale Semiconductor, Inc

MSC8152SVT1000B bảng dữ liệu(HTML) 37 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

bảng dữ liệu tải về

Link URL