MAXQ3181-RAN+ datasheet(38/84 Pages) MAXIM

38 / 84 page

Low-Power, Active Energy, Polyphase AFE

______________________________________________________________________________________

Phase Status Registers

Interrupt Flags, Phase X = A/B/C (X.FLAGS) (A: 0x144, B: 0x230, C: 0x31C)

The X.FLAGS register contains condition flags that relate to the function of phase X (A/B/C) measurements. Once

set, these bits can be cleared only by the host.

Bit:

Name:

—

DCHAF

NOZXF

UVF

OVF

OCF

Reset:

BIT

NAME

FUNCTION

7:5

—

Reserved.

DCHAF

Real Energy Direction Change. Set when the direction of real power flow changes (from toward the load

to toward the line, or from toward the line to toward the load). If the DCHAM bit is set, this bit sets the

DCHA flag in the IRQ_FLAG register.

NOZXF

No-Zero Crossing. Set when the voltage waveform in phase X fails to exhibit a zero crossing during

NZX_TIMO of the ADC sample periods. If the NOZXM bit is set, this bit sets the NOZX flag in the

IRQ_FLAG register.

UVF

Undervoltage. Set when the RMS voltage in phase X falls below the undervoltage threshold set in

UVLVL. If the UVM bit is set, this bit sets the UV flag in the IRQ_FLAG register.

OVF

Overvoltage. Set when the RMS voltage in phase X exceeds the overvoltage threshold set in OVLVL. If

the OVM bit is set, this bit sets the OV flag in the IRQ_FLAG register.

OCF

Overcurrent. Set when the RMS current in phase X exceeds the overcurrent threshold set in OCLVL. If

the OCM bit is set, this bit sets the OC flag in the IRQ_FLAG register.

MAXQ3181-RAN+ bảng dữ liệu(PDF) 38 Page - Maxim Integrated Products