MPC8610EC datasheet(59/96 Pages) FREESCALE

59 / 96 page

Electrical Characteristics

MPC8610 Integrated Host Processor Hardware Specifications, Rev. 0

Freescale Semiconductor

Figure 34. DC-Coupled Differential Connection with HCSL Clock Driver (Reference Only)

Figure 35 shows the SerDes reference clock connection reference circuits for LVDS type clock driver. Since LVDS clock

driver’s common mode voltage is higher than the MPC8610 SerDes reference clock input’s allowed range (100 to 400 mV),

AC-coupled connection scheme must be used. It assumes the LVDS output driver features 50-

Ω termination resistor. It also

assumes that the LVDS transmitter establishes its own common mode level without relying on the receiver or other external

component.

Figure 35. AC-Coupled Differential Connection with LVDS Clock Driver (Reference Only)

Figure 36 shows the SerDes reference clock connection reference circuits for LVPECL type clock driver. Since LVPECL

driver’s DC levels (both common mode voltages and output swing) are incompatible with MPC8610 SerDes reference clock

input’s DC requirement, AC-coupling has to be used. Figure 36 assumes that the LVPECL clock driver’s output impedance is

Ω. R1 is used to DC-bias the LVPECL outputs prior to AC-coupling. Its value could be ranged from 140 to 240 Ω depending

on clock driver vendor’s requirement. R2 is used together with the SerDes reference clock receiver’s 50-

Ω termination resistor

to attenuate the LVPECL output’s differential peak level such that it meets the MPC8610 SerDes reference clock’s differential

input amplitude requirement (between 200 and 800 mV differential peak). For example, if the LVPECL output’s differential

peak is 900 mV and the desired SerDes reference clock input amplitude is selected as 600 mV, the attenuation factor is 0.67,

n_REF_CLK

Clock Driver

100

Ω Differential PWB Trace

Clock driver vendor dependent

source termination resistor

CLK_Out

HCSL CLK Driver Chip

Total 50

Ω. Assume clock driver’s

output impedance is about 16

Ω.

MPC8610

CLK_Out

SerDes Refer.

CLK Receiver

Clock Driver

n_REF_CLK

Clock Driver

100

Ω Differential PWB Trace

CLK_Out

LVDS CLK Driver Chip

10 nF

MPC8610

SerDes Refer.

CLK Receiver

Clock Driver

MPC8610EC bảng dữ liệu(PDF) 59 Page - Freescale Semiconductor, Inc

MPC8610EC bảng dữ liệu(HTML) 59 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

bảng dữ liệu tải về

Link URL