MPC8610EC datasheet(39/96 Pages) FREESCALE

39 / 96 page

Electrical Characteristics

MPC8610 Integrated Host Processor Hardware Specifications, Rev. 0

Freescale Semiconductor

Figure 13 depicts the vertical timing (timing of one frame), including both the vertical sync pulse and the data. All parameters

shown in the diagram are programmable.

Figure 13. TFT DIU/LCD Interface Timing Diagram—Vertical Sync Pulse

Table 28 shows timing parameters of signals presented in Figure 12 and Figure 13.

Table 28. DIU Interface AC Timing Parameters—Pixel Level

Parameter

Symbol

Value

Unit

Notes

Display pixel clock period

tPCP

7.5 (minimum)

1, 2

1 Display interface pixel clock period immediate value (in nanoseconds).

2 Display pixel clock frequency must also be less than or equal to 1/3 the platform clock.

HSYNC width

tPWH

PW_H

× tPCP

HSYNC back porch width

tBPH

BP_H

× tPCP

HSYNC front porch width

tFPH

FP_H

× tPCP

Screen width

tSW

DELTA_X

× tPCP

HSYNC (line) period

tHSP

(PW_H + BP_H + DELTA_X + FP_H)

× tPCP

VSYNC width

tPWV

PW_V

× tHSP

HSYNC back porch width

tBPV

BP_V

× tHSP

HSYNC front porch width

tFPV

FP_V

× tHSP

Screen height

tSH

DELTA_Y

× tHSP

VSYNC (frame) period

tVSP

(PW_V + BP_V + DELTA_Y + FP_H)

× tHSP

Notes:

DELTA_Y

Tpwv

Tbpv

Tsh

Tfpv

DIU_HSYNC

DIU_LD

DIU_VSYNC

DIU_DE

Thsp

(Line Data)

Start of Frame

Invalid Data

Tvsp

MPC8610EC bảng dữ liệu(PDF) 39 Page - Freescale Semiconductor, Inc

MPC8610EC bảng dữ liệu(HTML) 39 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

bảng dữ liệu tải về

Link URL