MPC8610EC datasheet(44/96 Pages) FREESCALE

44 / 96 page

MPC8610 Integrated Host Processor Hardware Specifications, Rev. 0

Electrical Characteristics

Freescale Semiconductor

2.11

Fast/Serial Infrared Interfaces (FIRI/SIRI)

The fast/serial infrared interfaces (FIRI/SIRI) implements asynchronous infrared protocols (FIR, MIR, SIR) that are defined by

IrDA (Infrared Data Association). Refer to http://www.IrDA.org for details on FIR and SIR protocols.

2.12

Synchronous Serial Interface (SSI)

This section describes the DC and AC electrical specifications for the SSI interface of the MPC8610.

2.12.1

SSI DC Electrical Characteristics

Table 34 provides SSI DC electrical characteristics.

2.12.2

SSI AC Timing Specifications

All timings for the SSI are given for a noninverted serial clock polarity (TSCKP/RSCKP = 0) and a noninverted frame sync

(TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting

the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the following tables and figures.

For internal frame sync operation using external clock, the FS timing will be same as that of Tx Data.

2.12.2.1

SSI Transmitter Timing with Internal Clock

Table 35 provides the transmitter timing parameters with internal clock.

Table 34. SSI DC Electrical Characteristics (3.3 V DC)

Parameter

Symbol

Min

Max

Unit

High-level input voltage

VIH

2BVDD + 0.3

Low-level input voltage

VIL

–0.3

0.8

Input current (BVIN

1 = 0 V or BV

IN = BVDD)IIN

—±5

μA

High-level output voltage (BVDD = min, IOH = –2 mA)

VOH

BVDD – 0.2

—

Low-level output voltage (BVDD = min, IOL = 2 mA)

VOL

—0.2

Note:

1. The symbol BVIN, in this case, represents the BVIN symbol referenced in Table 2 and Table 3.

Table 35. SSI Transmitter with Internal Clock Timing Parameters

Parameter

Symbol

Min

Max

Unit

Internal Clock Operation

(Tx/Rx) CK clock period

SS1

81.4

—

(Tx/Rx) CK clock high period

SS2

36.0

—

(Tx/Rx) CK clock rise time

SS3

—

(Tx/Rx) CK clock low period

SS4

36.0

—

(Tx/Rx) CK clock fall time

SS5

—

(Tx) CK high to FS high

SS10

—

15.0

MPC8610EC bảng dữ liệu(PDF) 44 Page - Freescale Semiconductor, Inc

MPC8610EC bảng dữ liệu(HTML) 44 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

bảng dữ liệu tải về

Link URL