PSD913F2 datasheet(52/94 Pages) STMICROELECTRONICS

52 / 94 page

PSD9XX Family

Preliminary Information

Drive

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Port A

Open

Slew

Drain

Rate

Port B

Open

Slew

Drain

Rate

Port D

Slew

Rate

Table 27. Drive Register Pin Assignment

NOTE: NA = Not Applicable.

The

PSD9XX

Functional

Blocks

(cont.)

9.4.3.3 Drive Select Register

The Drive Select Register configures the pin driver as Open Drain or CMOS for some port

pins, and controls the slew rate for the other port pins. An external pull-up resistor should

be used for pins configured as Open Drain.

A pin can be configured as Open Drain if its corresponding bit in the Drive Select Register

is set to a ‘1’. The default pin drive is CMOS.

Aside: the slew rate is a measurement of the rise and fall times of an output. A higher

slew rate means a faster output response and may create more electrical noise. A pin

operates in a high slew rate when the corresponding bit in the Drive Register is set to ‘1’.

The default rate is slow slew.

Table 27 shows the Drive Register for Ports A, B, C, and D. It summarizes which pins can

be configured as Open Drain outputs and which pins the slew rate can be set for.

PSD913F2 bảng dữ liệu(PDF) 52 Page - STMicroelectronics

PSD913F2 bảng dữ liệu(HTML) 52 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

bảng dữ liệu tải về

Link URL