PSD913F2 datasheet(64/94 Pages) STMICROELECTRONICS

64 / 94 page

PSD9XX Family

Preliminary Information

Port C Pin

JTAG Signals

Description

PC0

TMS

Mode Select

PC1

TCK

Clock

PC3

TSTAT

Status

PC4

TERR

Error Flag

PC5

TDI

Serial Data In

PC6

TDO

Serial Data Out

Table 34. JTAG Port Signals

The

PSD9XX

Functional

Blocks

(cont.)

9.5.3.4 Reset of Flash Erase and Programming Cycles (PSD934F2 and PSD954F2)

An external reset on the RESET pin will also reset the internal Flash memory state

machine. When the Flash is in programming or erase mode, the RESET pin will terminate

the programming or erase operation and return the Flash back to read mode in tNLNH-A

(minimum 25 µs) time.

9.6 Programming In-Circuit using the JTAG Interface

The JTAG interface on the PSD9XX can be enabled on Port C (see Table 34). All

memory (Flash and Secondary Flash Block), PLD logic, and PSD configuration bits may be

programmed through the JTAG interface. A blank part can be mounted on a printed circuit

board and programmed using JTAG.

The standard JTAG signals (IEEE 1149.1) are TMS, TCK, TDI, and TDO. Two additional

signals, TSTAT and TERR, are optional JTAG extensions used to speed up program and

erase operations.

*SR_cod bit in the VM Register are always cleared to zero on power on or warm reset.

Port Configuration

Power On Reset

Warm Reset

Power Down Mode

MCU I/O

Input Mode

Unchanged

PLD Output

Valid after internal

Valid

Depend on inputs to

PSD configuration

PLD (address are

bits are loaded

blocked in PD mode)

Address Out

Tri-stated

Not defined

Data Port

Tri-stated

Table 33. Status During Power On Reset, Warm Reset and Power Down Mode

Power On Reset

Warm Reset

Power Down Mode

PMMR0, 2

Cleared to “0”

Unchanged

VM Register*

Initialized based on

Unchanged

the selection in

PSDsoft

Configuration Menu.

All other registers

Cleared to “0”

Unchanged

By default, on a blank PSD (as shipped from factory or after erasure), four pins on Port C

are enabled for the basic JTAG signals TMS, TCK, TDI, and TDO.

See Application Note 54 for more details on JTAG In-System-Programming.

PSD913F2 bảng dữ liệu(PDF) 64 Page - STMicroelectronics

PSD913F2 bảng dữ liệu(HTML) 64 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

bảng dữ liệu tải về

Link URL