TMPR4937 datasheet(273/552 Pages) TOSHIBA

273 / 552 page

Chapter 10 PCI Controller

10-15

10.3.9.2 PME* Signal (Satellite Mode)

The following PMEs (Power Management Events) are reported when in the Satellite mode.

•

The PCI Host device sets the PME_En bit of the PMCSR Register in the TX4937

Configuration space. This makes it possible for the TX4937 to assert the PME* signal.

Then, the PME_En Set bit (P2GSTATUS.PMEES) of the P2G Status Register is set.

Furthermore, it also becomes possible to generate PME_En Set interrupts. The PME_En bit

value can be read from the PME_En bit (PCISSTATUS.PMEEN) of the Satellite Mode PCI

Status Register.

•

Writing “1” to the PME bit (P2GCFG.PME) of the P2G Configuration Register sets the

PME_Status bit of the PMCSR Register, then asserts the PME* signal, which is the open

drain signal. PME is then reported to the PCI Host device.

•

The PCI Host device checks the PMCSR PME_Status bit of each PCI device, then specifies

the PCI device that asserted the PME* signal.

•

After the process corresponding to PME ends, the PCI Host device writes “1” to the TX4937

PME_Status bit that reported PME, thereby reporting the end of the process. As a result, the

PME_Status bit of the PMCSR Register is cleared and the PME* signal is deasserted.

Then, the PME Status Clear bit (P2GSTATUS.PMECLR) of the P2G Status Register is set. It

is also possible to generate PME Status Clear interrupts.

10.3.9.3 PME* Signal* (Host Mode)

The PME Detection bit (PCICSTATUS.PMED) of the PCI Controller Status Register is set

when an external satellite device asserts the PME* signal while the TX4937 is in the Host mode. It

is also possible to generate PME Detection interrupts at this time.

10.3.10 PDMAC (PCI DMA Controller)

The PCI DMA Controller (PDMAC) is a one-channel PCI Director Memory Access (DMA)

controller. Data can be transferred bidirectionally between the G-Bus and the PCI Bus.

Note: The PDMAC can only access the SDRAMC on the G-Bus. It does not provide support

for access to other controllers on the G-Bus.

10.3.10.1 DMA Transfer

The following DMA transfer procedure does not use the Chain DMA mode.

Address Register and Count Register Setting

Sets values for the three following registers.

•

PDMAC G-Bus Address Register (PDMGA)

•

PDMAC PCI Bus Address Register (PDMPA)

•

PDMAC Count Register (PDMCTR)

Chain Address Register Setting

Sets “0” to the PDMAC Chain Address Register (PDMCA).

TMPR4937 bảng dữ liệu(PDF) 273 Page - Toshiba Semiconductor

TMPR4937 bảng dữ liệu(HTML) 273 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL