TMPR4937 datasheet(92/552 Pages) TOSHIBA

92 / 552 page

Chapter 5 Configuration Registers

5-12

Bit

Mnemonic

Field Name

Description

Initial Value Read/Write

SIO0CKD

SIO0 Clock

Disable

Controls clock pulses for the SIO0 controller.

0 = Supply clock pulses.

1 = Do not supply clock pulses.

R/W

SIO1CKD

SIO1 Clock

Disable

Controls clock pulses for the SIO1 controller.

0 = Supply clock pulses.

1 = Do not supply clock pulses.

R/W

15:11

⎯

Reserved

⎯

DMA1RST

DMAC1 Reset

Resets the DMAC controller 1.

0 = Normal state

1 = Reset

R/W

ACLRST

ACLC Reset

Resets the AC-link controller.

0 = Normal state

1 = Reset

Note: Reset the AC-link controller when it is not asserting the

interrupt and DMA request.

R/W

PIORST

PIO Reset

Resets the parallel IO controller.

0 = Normal state

1 = Reset

R/W

DMARST

DMAC Reset

Resets the DMA controller.

0 = Normal state

1 = Reset

R/W

PCICRST

PCIC Reset

Resets the PCI controller.

0 = Normal state

1 = Reset

R/W

⎯

Always set this bit to 1.

R/W

TM0RST

TMR0 Reset

Resets the TMR0 controller.

0 = Normal state

1 = Reset

R/W

TM1RST

TMR1 Reset

Resets the TMR1 controller.

0 = Normal state

1 = Reset

R/W

TM2RST

TMR2 Reset

Resets the TMR2 controller.

0 = Normal state

1 = Reset

R/W

SIO0RST

SIO0 Reset

Resets the SIO0 controller.

0 = Normal state

1 = Reset

R/W

SIO1RST

SIO1 Reset

Resets the SIO1 controller.

0 = Normal state

1 = Reset

R/W

Figure 5.2.5 Clock Control Register (2/2)

TMPR4937 bảng dữ liệu(PDF) 92 Page - Toshiba Semiconductor

TMPR4937 bảng dữ liệu(HTML) 92 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL