công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

TMPR4937 bảng dữ liệu(PDF) 60 Page - Toshiba Semiconductor

tên linh kiện TMPR4937
Giải thích chi tiết về linh kiện  64-Bit TX System RISC TX49 Family
PDF  552 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TOSHIBA [Toshiba Semiconductor]
Trang chủ  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4937 bảng dữ liệu(HTML) 60 Page - Toshiba Semiconductor

Back Button TMPR4937 Datasheet HTML 56Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 57Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 58Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 59Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 60Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 61Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 62Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 63Page - Toshiba Semiconductor TMPR4937 Datasheet HTML 64Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 552 page
background image
Chapter 3 Signals
3-6
3.1.6
Serial I/O Interface Signals
Table 3.1.6 Serial I/O Interface Signals
Signal Name
Type
Description
Initial State
CTS [1:0]*
Input
PU
SIO Clear to Send
CTS* signals.
Input
RTS [1:0]*
Output
SIO Request to Send
RTS* signals.
All Low
RXD[1:0]
Input
PU
SIO Receive Data
Serial data input signals.
Input
TXD[1:0]
3-state
Output
SIO Transmit Data
Serial data output signals.
All High
SCLK
Input
PU
External Serial Clock
SIO clock input signal. SIO0 and SIO1 share this signal.
Input
3.1.7
Timer Interface Signals
Table 3.1.7 Timer Interface Signals
Signal Name
Type
Description
Initial State
TIMER[1:0]
Output
Timer Output
Timer output signals.
All High
TCLK
Input
PU
External Timer Clock
Timer input clock signal. TMR0, TMR1, and TMR2 share this signal.
Input
WDRST*
OD output
Watchdog Reset
Watchdog reset output signal.
Hi-Z
3.1.8
Parallel I/O Interface Signals
Table 3.1.8 Parallel I/O Interface Signals
Signal Name
Type
Description
Initial State
PIO[15:8]
Input/output
PU
PIO Ports[15:8]
Parallel I/O signals.
PIO[15:8] share pins with the SDRAM ECC/parity signals (CB[7:0]). The boot
configuration signal on the ADDR[18] pin selects between PIO[5:8] and CB[7:0] (refer to
Section “3.3 Pin multiplex”).
Input
PIO[7:0]
Input/output
PU
PIO Ports[7:0]
Parallel I/O signals.
PIO[4:2] share pins with the AC-link interface signals (SDOUT, SDIN[0], and BITCLK).
The boot configuration signal on the ADDR[9] pin selects between PIO[4:2] and AC-link
interface signals (refer to Section “3.3 Pin multiplex”).
Input
(other than
PIO[4])
Selected by
ADDR[9]
(PIO[4] only)
L: Input
H: All Low



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com