TMPR4937 datasheet(61/552 Pages) TOSHIBA

61 / 552 page

Chapter 3 Signals

3-7

3.1.9

AC-link Interface Signals

Table 3.1.9 AC-link Interface Signals

Signal Name

Type

Description

Initial State

ACRESET*

Output

AC '97 Master H/W Reset

ACRESET* shares the pin with the DMAREQ[2] signal. The boot configuration signal on

the ADDR[9] pin selects between ACRESET* and DMAREQ[2] (refer to Section “3.3 Pin

multiplex”).

Selected by

ADDR[9]

L: Low

H: Input

SYNC

Output

48 kHz Fixed Rate Sample Sync

SYNC shares the pin with the DMAACK[2] signal. The boot configuration signal on the

ADDR[9] pin selects between SYNC and DMAACK[2] (refer to Section “3.3 Pin

multiplex”).

Selected by

ADDR[9]

L: Low

H: High

SDOUT

Output

Serial, Time Division Multiplexed, AC '97 Output Stream

SDOUT shares the pin with the PIO[4] signal. The boot configuration signal on the

ADDR[9] pin selects between SDOUT and PIO[4] (refer to Section “3.3 Pin multiplex”).

Selected by

ADDR[9]

L: Low

H: Input

SDIN[1]

Input

Serial, Time Division Multiplexed, AC ‘97 Input Stream

When this pin is used as SDIN[1], pull down by the resister on the board. (Regarding the

value of register, please ask the Engineering Department in Toshiba).

Input

SDIN[0]

Input

Serial, Time Division Multiplexed, AC '97 Input Stream

SDIN[0] shares the pin with the PIO[3] signal. The boot configuration signal on the

ADDR[9] pin selects between SDIN[0] and PIO[3] (refer to Section “3.3 Pin multiplex”).

When this pin is used as SDIN[0], pull down by the resister on the board. (Regarding the

value of register, please ask the Engineering Department in Toshiba).

Input

BITCLK

Input

12.288 MHz Serial Data Clock

BITCLK shares the pin with the PIO[2] signal. The boot configuration signal on the

ADDR[9] pin selects between BITCLK and PIO[2] (refer to Section “3.3 Pin multiplex”).

When this pin is used as BITCLK, pull down by the resister on the board. (Regarding the

value of register, please ask the Engineering Department in Toshiba).

Input

3.1.10 Interrupt Signals

Table 3.1.10 Interrupt Signals

Signal Name

Type

Description

Initial State

NMI*

Input

Non-Maskable Interrupt

Non-maskable interrupt signal.

Input

INT[5:0]

Input

External Interrupt Requests

External interrupt request signals.

INT[4:3] share pins with other function signals (refer to Section “3.3 Pin multiplex”).

Input

TMPR4937 bảng dữ liệu(PDF) 61 Page - Toshiba Semiconductor

TMPR4937 bảng dữ liệu(HTML) 61 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL