TMPR4937 datasheet(270/552 Pages) TOSHIBA

270 / 552 page

Chapter 10 PCI Controller

10-12

It is possible to set each space to valid/invalid, pre-fetch Read to valid/invalid, or to perform Word

Swap (see10.3.7). Table 10.3.5 shows the settings registers for these properties.

When pre-fetch Reads are set to valid, data transfer is performed on the G-Bus according to the size

set by the Target Pre-fetch Read Burst Length Field (P2GCFG.TPRBL) of the P2G Configuration

not be affected even if a pre-read such as memory is performed. Also, PCI Burst Reads to memory

spaces that were set to I/O space and pre-fetch disable are not supported.

Note: Always use PCI single reads. Don’t use burst reads.

Table 10.3.5 Target Access Space Properties Register

Enable

Pre-fetch (Initial State)

Word Swap

Memory Space 0

PCICCFG.TCAR & MemEnable &

P2GM0GBASE.P2GM0EN

P2GCFG.MEM0PD (valid)

P2GM0GBASE.BSWAP

Memory Space 1

PCICCFG.TCAR & MemEnable &

P2GM1GBASE.P2GM1EN

P2GCFG.MEM1PD (valid)

P2GM1GBASE.BSWAP

Memory Space 2

PCICCFG.TCAR & MemEnable &

P2GM2GBASE.P2GM2EN

P2GCFG.MEM2PD (invalid)

P2GM2GBASE.BSWAP

I/O Space

PCICCFG.TCAR & IOEnable &

P2GIOGBASE.P2GIOEN

Always invalid

P2GIOGBASE.BSWAP

MemEnable

Host mode:

PCI State Command Register Memory Space bit (PCISTATUS.MEMSP)

Satellite mode: Command Register Memory Space bit

IOEnable

Host mode:

PCI State Command Register I/O Space bit (PCISTATUS.IOSP)

Satellite mode: Command Register I/O Space bit

10.3.6 Post Write Function

The Post Write function improves system performance by completing the original bus Write

transaction without waiting for the other bus to complete its transaction when the first bus issues a Write

transaction. Initiator Write can Post Write a maximum of four Write transactions, and Target Write can

Post Write a maximum of nine Write transactions.

Due to compatibility issues with old PC software in the PCI specifications, performing Post Writes

with Initiator Configuration Write and Target I/O Write is not recognized. However, the TX4937 PCI

Controller can even perform Post Writes to these functions. In order to guarantee that these Writes are

completed by the target device, please execute Reads to the device that performed the Write, then either

refer to the read value (so the TX49/H3 core can support non-blocking load) or execute the SYNC

instruction.

10.3.7 Endian Switching Function

The TX4937 supports both the Little Endian mode and the Bit Endian mode. On the other hand, the

PCI Bus is only defined in Little Endian logic. Therefore, when the TX4937 is in the Big Endian mode,

either the software or the hardware must perform some kind of conversion when exchanging data larger

than 2 B in size with the PCI Bus.

The PCI Controller can specify the endian switching function that reverses the byte arrangement of

the DWORD (32-bit) data for each access window.

TMPR4937 bảng dữ liệu(PDF) 270 Page - Toshiba Semiconductor

TMPR4937 bảng dữ liệu(HTML) 270 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL