STM32H723VG datasheet(121/227 Pages) STMICROELECTRONICS

121 / 227 page

DS13313 Rev 2

121/227

STM32H723xE/G

Electrical characteristics

208

All I/Os are CMOS and TTL compliant (no software configuration required). Their

characteristics cover more than the strict CMOS-technology or TTL parameters. The

coverage of these requirements for FT I/Os is shown in Figure 17.

Figure 17. VIL/VIH for all I/Os except BOOT0

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ±8 mA, and sink or

source up to ±20 mA (with a relaxed VOL/VOH).

In the user application, the number of I/O pins which can drive current must be limited to

respect the absolute maximum rating specified in Section 6.2. In particular:

•

The sum of the currents sourced by all the I/Os on VDD, plus the maximum Run

consumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating

ΣIVDD (see Table 10).

•

The sum of the currents sunk by all the I/Os on VSS plus the maximum Run

consumption of the MCU sunk on VSS cannot exceed the absolute maximum rating

ΣIVSS (see Table 10).

3. This parameter represents the pad leakage of the I/O itself. The total product pad leakage is provided by the following

formula: ITotal_Ileak_max = 10 μA + [number of I/Os where VIN is applied on the pad] ₓ Ilkg(Max).

4. All FT_xx IO except FT_lu, FT_u and PC3.

5. VIN must be less than Max(VDDXXX) + 3.6 V.

6. To sustain a voltage higher than MIN(VDD, VDDA, VDD33USB) +0.3 V, the internal pull-up and pull-down resistors must be

disabled.

7. The pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This

PMOS/NMOS contribution to the series resistance is minimal (~10% order).

8. Max(VDDXXX) is the maximum value of all the I/O supplies.

MSv46121V3

0.5

1.5

2.5

1.6

1.8

2.2

2.4

2.6

2.8

3.2

3.4

3.6

TLL requirement: VIHmin = 2 V

TLL requirement: VILmin = 0.8 V

CMOS

requirement:

VIHmin

=0.7V

CMOS

requirement:

VILmax

=0.3VDD

Based

on simulation

VIHmin=

0.47VDD

+0.25

Based

on simulation

VILmax

=0.4VDD

-0.1

STM32H723VG bảng dữ liệu(PDF) 121 Page - STMicroelectronics

STM32H723VG bảng dữ liệu(HTML) 121 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL