| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TMS320F28375DPZP bảng dữ liệu(PDF) 104 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320F28375DPZP bảng dữ liệu(HTML) 104 Page - Texas Instruments |
|
104 / 222 page ![]() 104 TMS320F28379D, TMS320F28378D, TMS320F28377D TMS320F28376D, TMS320F28375D, TMS320F28374D SPRS880K – DECEMBER 2013 – REVISED NOVEMBER 2018 www.ti.com Submit Documentation Feedback Product Folder Links: TMS320F28379D TMS320F28378D TMS320F28377D TMS320F28376D TMS320F28375D TMS320F28374D Specifications Copyright © 2013–2018, Texas Instruments Incorporated (1) The sample window must also be at least as long as 1 ADCCLK cycle for correct ADC operation. Table 5-44. ADC Operating Conditions (12-Bit Single-Ended Mode) over recommended operating conditions (unless otherwise noted) MIN TYP MAX UNIT ADCCLK (derived from PERx.SYSCLK) 5 50 MHz Sample window duration (set by ACQPS and PERx.SYSCLK)(1) 75 ns VREFHI 2.4 2.5 or 3.0 VDDA V VREFLO VSSA 0 VSSA V VREFHI – VREFLO 2.4 VDDA V ADC input conversion range VREFLO VREFHI V NOTE The ADC inputs should be kept below VDDA + 0.3 V during operation. If an ADC input exceeds this level, the VREF internal to the device may be disturbed, which can impact results for other ADC or DAC inputs using the same VREF. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |