TMS320F28375DPZP datasheet(17/222 Pages) TI1

17 / 222 page

TMS320F28379D, TMS320F28378D, TMS320F28377D

TMS320F28376D, TMS320F28375D, TMS320F28374D

www.ti.com

SPRS880K – DECEMBER 2013 – REVISED NOVEMBER 2018

Submit Documentation Feedback

Product Folder Links: TMS320F28379D TMS320F28378D TMS320F28377D TMS320F28376D TMS320F28375D

TMS320F28374D

Terminal Configuration and Functions

4.2

Signal Descriptions

Table 4-1 describes the signals. The GPIO function is the default at reset, unless otherwise mentioned.

The peripheral signals that are listed under them are alternate functions. Some peripheral functions may

not be available in all devices. See Table 3-1 for details. All GPIO pins are I/O/Z and have an internal

pullup, which can be selectively enabled or disabled on a per-pin basis. This feature only applies to the

GPIO pins. The pullups are not enabled at reset.

Table 4-1. Signal Descriptions

TERMINAL

I/O/Z(1)

DESCRIPTION

NAME

MUX

POSITION

ZWT

BALL

NO.

PTP

NO.

PZP

NO.

ADC, DAC, AND COMPARATOR SIGNALS

VREFHIA

ADC-A high reference. This voltage must be driven into

the pin from external circuitry. Place at least a 1-µF

capacitor on this pin for the 12-bit mode, or at least a 22-

µF capacitor for the 16-bit mode. This capacitor should

be placed as close to the device as possible between

the VREFHIA and VREFLOA pins.

NOTE: Do not load this pin externally.

VREFHIB

ADC-B high reference. This voltage must be driven into

the pin from external circuitry. Place at least a 1-µF

capacitor on this pin for the 12-bit mode, or at least a 22-

µF capacitor for the 16-bit mode. This capacitor should

be placed as close to the device as possible between

the VREFHIB and VREFLOB pins.

NOTE: Do not load this pin externally.

VREFHIC

–

ADC-C high reference. This voltage must be driven into

the pin from external circuitry. Place at least a 1-µF

capacitor on this pin for the 12-bit mode, or at least a 22-

µF capacitor for the 16-bit mode. This capacitor should

be placed as close to the device as possible between

the VREFHIC and VREFLOC pins.

NOTE: Do not load this pin externally.

VREFHID

–

ADC-D high reference. This voltage must be driven into

the pin from external circuitry. Place at least a 1-µF

capacitor on this pin for the 12-bit mode, or at least a 22-

µF capacitor for the 16-bit mode. This capacitor should

be placed as close to the device as possible between

the VREFHID and VREFLOD pins.

NOTE: Do not load this pin externally.

VREFLOA

ADC-A low reference.

On the PZP package, pin 17 is double-bonded to VSSA

and VREFLOA. On the PZP package, pin 17 must be

connected to VSSA on the system board.

VREFLOB

ADC-B low reference

VREFLOC

–

ADC-C low reference

VREFLOD

–

ADC-D low reference

ADCIN14

Input 14 to all ADCs. This pin can be used as a general-

purpose ADCIN pin or it can be used to calibrate all

ADCs together (either single-ended or differential) from

an external reference.

CMPIN4P

Comparator 4 positive input

ADCIN15

Input 15 to all ADCs. This pin can be used as a general-

purpose ADCIN pin or it can be used to calibrate all

ADCs together (either single-ended or differential) from

an external reference.

CMPIN4N

Comparator 4 negative input

TMS320F28375DPZP bảng dữ liệu(PDF) 17 Page - Texas Instruments

TMS320F28375DPZP bảng dữ liệu(HTML) 17 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL