DSP56857 datasheet(202/662 Pages) FREESCALE

202 / 662 page

5685X Digital Signal Controller User Manual, Rev. 4

8-24

Freescale Semiconductor

8.7.9 Interrupt Priority Register 8 (IPR8)

Figure 8-11. Interrupt Priority Register 8 (IPR8)

8.7.9.1 Reserved—Bits 15–10

These bits are reserved or not implemented. They are read as 0, but cannot be modified by

writing.

8.7.9.2 Receiver Full Interrupt Priority Level (SCI1_RCV IPL)—Bits 9–8

These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs

are limited to priorities zero through two and are disabled by default.

•

00 = IRQ disabled (default)

•

01 = IRQ is priority level 0

•

10 = IRQ is priority level 1

•

11 = IRQ is priority level 2

8.7.9.3 Receiver Error Interrupt Priority Level (SCI1_RERR IPL)—Bits 7–6

These fields are used to set the interrupt priority levels for certain peripheral IRQs. These IRQs

are limited to priorities zero through two and are disabled by default.

•

00 = IRQ disabled (default)

•

01 = IRQ is priority level 0

•

10 = IRQ is priority level 1

•

11 = IRQ is priority level 2

Base + $8

Read

SCI1_RCV

IPL

SCI1_RERR

IPL

SCI1_RIDL

IPL

SCI1_TIDL

IPL

SCI1_XMIT

IPL

Write

Reset

000

DSP56857 bảng dữ liệu(PDF) 202 Page - Freescale Semiconductor, Inc

DSP56857 bảng dữ liệu(HTML) 202 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL