| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MSP432P411VIPZ bảng dữ liệu(PDF) 88 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
MSP432P411VIPZ bảng dữ liệu(HTML) 88 Page - Texas Instruments |
|
88 / 212 page ![]() 88 MSP432P4111, MSP432P4011, MSP432P411Y MSP432P401Y, MSP432P411V, MSP432P401V SLASEA0A – DECEMBER 2017 – REVISED FEBRUARY 2018 www.ti.com Submit Documentation Feedback Product Folder Links: MSP432P4111 MSP432P4011 MSP432P411Y MSP432P401Y MSP432P411V MSP432P401V Specifications Copyright © 2017–2018, Texas Instruments Incorporated Table 5-42 lists the characteristics of the eUSCI in SPI master mode. (1) fUCxCLK = 1/2tLO/HI with tLO/HI = max(tVALID,MO(eUSCI) + tSU,SI(Slave), tSU,MI(eUSCI) + tVALID,SO(Slave)) For the slave parameters tSU,SI(Slave) and tVALID,SO(Slave), see the SPI parameters of the attached slave. (2) Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams in Figure 5-69 and Figure 5-70. (3) Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in Figure 5- 69 and Figure 5-70. Table 5-42. eUSCI (SPI Master Mode) over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1) PARAMETER TEST CONDITIONS VCORE VCC MIN MAX UNIT tSTE,LEAD STE lead time, STE active to clock UCSTEM = 1, UCMODEx = 01 or 10 1 UCxCLK cycles tSTE,LAG STE lag time, Last clock to STE inactive UCSTEM = 1, UCMODEx = 01 or 10 1 tSTE,ACC STE access time, STE active to SIMO data out UCSTEM = 0, UCMODEx = 01 or 10 1.62 V 30 ns 3.7 V 20 tSTE,DIS STE disable time, STE inactive to SIMO high impedance UCSTEM = 0, UCMODEx = 01 or 10 1.62 V 20 ns 3.7 V 15 tSU,MI SOMI input data setup time 1.2 V 1.62 V 45 ns 1.4 V 3.7 V 30 tHD,MI SOMI input data hold time 1.62 V 0 ns 3.7 V 0 tVALID,MO SIMO output data valid time(2) UCLK edge to SIMO valid, CL = 20 pF 1.62 V 14 ns 3.7 V 7 tHD,MO SIMO output data hold time(3) CL = 20 pF 1.62 V 0 ns 3.7 V 0 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |