CS53L30 datasheet(7/67 Pages) CIRRUS

7 / 67 page

DS992F2

CS53L30

2 Typical Connection Diagram

Figure 2-1. Typical Connection Diagram—Analog Microphone Connections

DMIC2_SCLK/

AD1

I/O Digital MIC Interface 2 Serial Clock/

Address Select. High speed clock output

to the digital mics. Along with ASP_

SDOUT2/AD0, immediately sets the I2C

address when RESET is deasserted.

Default is 0.

Weak

pulldown

CMOS

output

—Hi-Z

MUTE

I Mute. Asserting this pin mutes all four

channels. Also can be programmed to

power down modules as configured in the

MUTE pin control registers.

Weak

pulldown

—

Hysteresis

on CMOS

input

—

N/A

I Analog/Digital Power. Power supply for

analog circuitry and digital circuitry via

internal LDO.

——

—

N/A

I Analog Power. Power supply for mic

bias.

——

—

GNDA

N/A

I Analog Ground. Ground reference.

—

GNDD

N/A

I Digital Ground. Ground reference.

—

Table 1-1. Pin Descriptions (Cont.)

Name

Ball

Power

Supply

I/O

Description

Internal

Connection

Driver

Receiver

State at

Reset

Power

CS53L30

GNDD

GNDA

DMIC1_SCLK

MIC1_BIAS

IN1–

IN1+

MIC2_BIAS

IN2–

IN2+

MIC3_BIAS

IN3–

IN3+

MIC4_BIAS

IN4–

IN4+

Analog Microphone Connection

Two-wire microphone connection

Rbias

Ground Ring

MICx_BIAS

INx+

INx–

Three-wire microphone connection

Ground Ring

MICx_BIAS

INx+

INx–

1 µF

CINM

Analog

Microphone

(see

connection

diagram)

1 µF

CINM

Analog

Microphone

(see

connection

diagram)

1 µF

CINM

Analog

Microphone

(see

connection

diagram)

1 µF

CINM

Analog

Microphone

(see

connection

diagram)

MIC_BIAS_FILT

4.7 µF

SYNC

SCL

SDA

SoC

0.1 µF

+1.8 V

0.1 µF

+3.6 V

FILT+

2.2 µF

PMU

ASP_LRCK/FSYNC

ASP_SCLK

ASP_SDOUT2/AD0

ASP_SDOUT1

MCLK

RESET

MUTE

RP_I

Key for Capacitor Types Required:

Use low ESR, X7R/X5R capacitors

All External Passive Component Values Shown Are Nominal Values

DMIC2_SCLK/AD1

INT

Note 1

Note 3

Note 1

Note 3

Note 2

Note 5

Note 4

Note 7

Note 2

Note 1

Note 3

Note 2

Note 1

Note 3

Note 6

CS53L30 bảng dữ liệu(PDF) 7 Page - Cirrus Logic

CS53L30 bảng dữ liệu(HTML) 7 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

bảng dữ liệu tải về

Link URL